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ABSTRACT
•	 ®ptoelectronic techniques were used to develop a new type of
photon-coupled integrated circuit. This device, called the
•	 photon-coupled isolation switch, uses internal photon generation and
detection to provide electrical isolation between the driving sources
and all other terminals of the switch. The isolation switch combines a
monolithic silicon (Si) integrated drive circuit, a gallitea arsenide
(GaAs) photon-emitting diode, and a Si phototransistor in a single
integrated-circuit flat package. The driver circuit delivers bias to the
photon-emitting diode and, with DTL circuitry, provides for tip to
10 inputs. The emitting diode is optifi ally coupled to the electrically
isolated phototransistor which provides the output-switch terminals.
The input-signal requirements for the driver circuit are designed
to complement the outputs of conventional digital integrated
circuits, with an input of one volt or less ensuring non-conduction
between the output terminals and an input of three to six volts
producing conduction. The output terminals conduct up to 10 mA
with less than 0.6 V drop. Isolation between the output and other
terminals is at least 50 V with a capacitive coupling of only three pF
typically, 'Total rise and fall tiraaes of dhe isolation switch are less than
10 and 100 his respectively. Unlike transformers, the isolation switch
can be activated for an indefinite period. The supply requirement is a
single 4 ± 0.5 V source, with maximum circuit dissipations of I inn
and 200 mW in the non -conducting and conducting states
respectively. The operating case-temperature range is - 2 r)O C to
100T. The lack of moving parts allows the device to operate in
extreme mechanical environments.
As indicated by these characteristics, the solid-state isola'r : on
switch is suitable for use in place of mechanical switches, relays, ® d
pulse transformers in advanced-design equipment. The new device
can be used to activate power to a number of stages without the
introduction of noise due to gro: a nd loops in the power circuitry.
This development of the isolation switch represents a further step in
component miniaturization, as the driving and relay functions are
enclosed in a single, small integrated-circuit package.
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SECTION I
INTRODUCTION
EDectricai isolation, such as is obtained using a transformer, offers the highly desirable
. capability to couple signals between circuits operating at different do potentials and to minimize
ground-loop currents produced with direct connections. This four-terminal network operation is not
av-4able in most integrated circuits, however, because 'it cannot be provided effectively with
convention.,) processing techniques. A technique which has successfully provided isolation consists
of using photon coupling between a solid-state photon emitter-detector pair. 1,2 The most efficient
signal coupling between an optical pair has been obtained using a gallium arsenide (GaAs) PN
junction emitting diode with a silicon (Si) PN junction diode, both of which have responses peaking
near 0.9 pam at 25 °C. The process technologies for these semiconductor materials are also highly
advanced. Devices which have been developed`' 3 using photon coupling include an isolated-input
transistor, an isolated-gate PNPN-type switch, a multiplex switch requiring no driving transistor, and
an isolated-input pulse amplifier.
Under this development program, photon coupling was used in a new type of device consisting
of a DTI., gate having isolated output terminals. This three -chip isolation switch combines a
monolithic Si driver circuit, a'GaAs emitting diode, and a Si phototransistor. Inputs (up to 10) are
applied to the driver circuit which supplies forward bias to the GaAs diode. The emitting diode is
optically coupled to the phototransistor, using a high-refractive,-index glass. The output transistor is
thereby electrically isolated from the driving sources. This de Jelopmennt program was divided into
two phases. In Phase I the driver circuit was designed and the emitting diode-phototransistor pair
(GaAs switch) was developed. In Phase II the driver circuit `b'Vas integrated in a monolithic Si wafer,
and the complete isolation switch, combining the driver circuit and GaAs switch, was assembled in a
miniature integrated circuit flat package.
As described for Phase I in Section II of this report, the basis for the driver circuit design was
parameto,r data measured for another photon-coupled integrated circuit switch, the Texas
Instruments type TIXI.I 06, formerly the SNX l 304. A number of circuit arrangements were
considered for the driver circuit. For the selected circuit a worst-case design was performed to
evaluate the available current bias for the emitting diode. A standard type of GaAs emitting diode
was employed for the device, namely, the one used in the TIXL10,'. From the calculated values of
• diode bias current and known emission-efficiency characteristics, the available photon intensity was
derived. This directly indicated the gain required in the phototransistor, and additional calculations
were made to select the other parameters. Fabricated phototransistors and GaAs switches satisfied
the design goals. Life-test data, as discussed in the section, indicated only small parameter changes
in the GaAs switch for almost 12,000 hours of continuous operation. Proton radiation of rel y fed
devices also indicated that this should have a negligible effect on the isolation switch.
4
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Phase 11 -if the program is described in Section Ill. The layout and processing steps for the
.,.,
driver circuit and assembly steps for the isolation switch are discussed. Test results showed that the
isolation switches islet the design specifications.
s
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SECTION III
DESIGN OF ISOLATION SWITCH AND DEVELOPMENT OF GaAs SWITCH
A. ISOLATION-SWITCH DESIGN
1. Functional Description
A black-box representation of the isolation switch is shown in Figure 1. Ten inputs are
provided to the driver circuit in the preferred configuration. Application of an input voltage, Vl,
abov ,.;• some minianur;a value to all inputs results in delivery of a significant forward-bias current to
the photon-emitting diode. This is denoted the "I" condition. With this bias applied, photons are
eanitted which are collected by the phototransistor, increasing the conduction between the collector
and emitter (output) terminals as would an application of a base current. For some small V 1 applied
to one or more of the inputs the bias to the emitting diode becomes negligible, and the
phototransistor conducts only its leakage current. This low-current mode is considered the 660$9
condition.
Fig-are 1. Photon-Coupled Isolation Switch
3
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The current which can be conducted by the transistor is the product of an effective base
current and t he current gain. As with most diffused transistors, the forward common -emitter
current gain is significantly greater than the reversc gain. The transistor is thus substantially a
unilateral switch.
2. Specifications and System Considerations
The design-goal specifications for the isolation switch are given in Table I. It can be noted that
the input specifications complement the output characteristics of standard RTL-®TI 3-TTL circuitry.
Each of these circuits uses a transistor which saturates to ground in the output; thus they can sink	 .
4
	 Table I.	 Isolation Switch Specifications
Parameter Symbol Conditions Min
Value
Max Unit
Input Voltage: ,
at "I" level VI 3.0 6.0 V
at "0" bevel VI 0 1.0 V
Input Current:
at "I" level II VI = 6 V 50 mA
at "C" level 11 VI = 0.1 V -1.0 mA
Output Saturation (ON) I
Voltage VCES VI = 3 V, IC = 10 mA 0.6 V
Output (ON) Current IC VI = 3 V, VUES = 0.6 V 10 mA
Output Leakage (OFF)
Current ICE® VI = 1 V, VCI; "-- 20 V
Temp. = +250 C 0.1 mA
Temp. = +I OOOC 20 gA
Output (Breakdown Voltage BV CEO VI = 0 V, IC _ 100 mA 35 V
Isolation Capacitance
(between output and all
other terminals) CISO ffreah = 1.0 kHz to p0;
Switching Times:
Turn ON ti (See Figude 2) 10 pcs
Turn OFF t2 (See Figure 2) too As
Noise Transmissibility Vn (See Figure 3) 2.0 V
Power Dissipation:
Switch ON P®N VI = 3 V, I^ = 0 200 MW
Switch OFF P®p1F V, = 0 V, IC
 =0 1.0 MW
A
e
b
4
a n
A
V__
11® m A
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,:darrents for tine low-input "0" conditions of the isolation switch. From Table I the "0" input level
is specified as 0 to l V, for which the prior stages supplying "0" inputs must sink a total of up to I
mA. The "l" input level of 3 to 6 V requires less than 50 p  from the prior stages. The output
saturation voltage of the phototransistor is a maximum of 0,6 V while conducting Lap to 10 mA.
With this output-switch Characteristic the device could be used to activate power to a number of
circuits. The phototransistor leakage current is a maximum of 20 µ A at 20 V, with a breakdown
voltage of 35 V or greater. Capacitive coupling between the output leads and all other terminals of
the switch must not exceed 10 pF. In addition, it is intended that the device be designed to
withstand isolation voltages of up to 50 V. The switching times are specified as a maximum turn-on
time of 10 µs and turn-off time of 100 jas, measured with the circuit in Figure 2. A parameter which
measures the effectiveness of the phototransistor in the "0" (off) state in isolating noise signals
from the output circuitry is called the noise transmissibility, measured with the circuit in Figure 3.
The isolation 'Circuit operates with a power-supply potential of 4 ± 0.5 V and over the
case-temperature range of - 20°C to +100°C'. Power dissipation must not CXCC d 200 mW in the "I„
state and 1 mW in the "0" state.
3. Design Considerations
Some preliminary design observations can be made from the specifications. The multi-diode
gates used in the inputs of DTL circuits or multi-transistor gates of TTI., might satisfy the input
specifications of the isolation switch. The generally greater leakage current of the transistor gates,
due to inverse current gain, could preclude the use of this arrangement.
+3V --
V^
t^	 4^
V®
CA T62346
Figure 2. Switching Time 'Test
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+2® V
	
vcc	 10K
INPUT	 CPHOTONCOUPLE
ISOLATION
	
SWITCH	 E	 ,.
PROBE CAPACITANCE < 10 pF
DUAL BEAM
SCOPE
PULSE
GENERATOR
WAVEFORM AT
EMITTER OUTPUT
WAVEFORM AT
COLLECTOR OUTPUT
CA 16235
5V----
9 ms
	 tr = t f 1 20 ns
Vn
_F
Figure 3. Noise Transmissibility Test
Considering the small available supply voltage, a single saturable transistor should be used in
series with the emitting diode. The sum of their voltage drops is likely to be a significant part of the
available voltage. The ± 12.5 percent supply-voltage range could result in a significantly greater
emitting diode Current tolerance.
Diffused resistors have a generally positive temperature coefficient, their values increasing with
increasing temperature. Conversely, the emitting efficiency o f GaAs diodes has a 'Aegative
coefficient. Use of this resistor for current limiting produces le:,s current for the em itth gg diode in
the face of a falling efficiency with increasing temperature. Thus the worst case for photon emission
is at the greatest Operating temperature. This situation is offset somewhat by the positive
temperature coefficient of the current gain of typical Si transistors. The positive temperature
coefficient o f diffused resistors also produce the worst Case for power dissipation in the "l"
condition at the lowest Operating temperature.
4. Driver Parameter Data
a. General
Evaluation of various....potemntW circuit arrangements can be conducted from a thorough
characterization of the driver circuit components and emitting diode. It is intended that a
triple-diffused IC technique be used for fabrication of the driver Circuit. Parameter evaluation of
this type of IC processing was conducted on the IC of the optically coupled isolator, 'III-type
6
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TIXL106. The X of this device has emitter-, base-, and collector-type diffused resistors and
enlarged (NPN) transistors as required for the current levels of the isolation switch. Tilt- emitting
diode characterized is also that used in the TIXL 106. This diode is appropriate for use in the
isolation switch.
b.	 Resistor Characteristics
Preliminary data for resistors made simultaneously with the emitter, base, and collector
diffusions are shown in Table 11. Evaluation of the data indicated preference for the base-type
diffused resistors if a single type were chosen for all resistors in the driver circuit, provided the area
required on the IC wafer for any large-value resistors would not be excessively large. The base-type
resistor has the smallest temperature coefficient of resistance of the three types, which would
permit a greater tolerance for all other important parameters in the circuit. In addition the base
sheet resistance can generally be controlled to a closer tolerance. A more thorough evaluation of
base-type diffused resistors is given in Table 111. ']'his consists of 10 base-type resistors measured at
I 1 temperatures covering the range of fri as - 30T to +I `'5°C. The typical resistance-temperature
characteristic for the base-type resistors . shown in Figure 4. For the values of each of the resistors
in Table III normalized to 35°C values, the maximum range for all resistors at - 20°C and at +100°C
was only t0.7 percent. Smaller ranges are indicated at th; temperature points between - 20°C and
+100'C. This indicates the good uniformity obtained with the base-type resistors. From the data,
Table 11. Resistance at Several Temperatures for Diffused
Resistors in the T1XL 106
.
Emitter Type	 Bass Type	 Collector Type
Unit 25°C IeC -20'C WC 100'C -20"C 26'C 100'C
-20°C
Al 16.4 18.0 19.9 4.36K 4.50K 4,99K 0.7K 16.6K 24.6K
A2 05.3 16A 18.7 3.34K 4.52K 6.04K 14.2K 18.5K 27.8K
A3 16.0 17.4 19.5 4.80K 4.96K 5.62K 13.0K 16.0K 25.3K
A4 15.6 16.9 19.1
A5 15.9 17.3 19.4
AS 15.9 17.1 19A
A7 15.6 16.8 18.7
AS 15.7 16.7 19.1
81 24.5 26.4 30.5
82 22.5 24.5 28.2
83 24.0 26.1 29.8
84 23.0 25.1 28.7
85 23.5 25.6 29.3
86 23.6 25.9 29.2
87 22.6 24.7 28.1
88 23.0 24.6 28.4
z	
Values in Ohms
7
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Table M. Resistance in Ohms of Base-Type
Diffused Resistors as Function of Temperature
Tem ereture
Unit -30'C '-25'C -20'C -1eC eC 25*C 4eC WC 80*C 100% 125%
1 1952 1J56 1961 1974 1993 2059 2112 2188 2272 2364 2488
2 1828 1830 1833 1846 1864 1919 1963 2030 2106 2188 2301
3 2012 2014 2019 2031 2044 2099 2144 2215 2295 2377 2500
4 1968 1971 1976 1990 2008 2073 2121 2193 2277 2268 2386
5 1886 1888 1892 1907 1924 1985 2033 2102 2177 2268 2386
6 1955 1957 1960 1973 1991 2052 2099 2172 2252 2341 2462
7 1782 1785 1791 1808 1827 1888 1936 2004 2081 2165 2278
8 2038 2039 2042 2054 2073 2136 2182 2255 2337 24?6 2548
9 1969 1972 1976 1988 2003 2058 2102 2173. X44260 2337 2451
10 1978 1982 1986 2002 2023 2090 2138 2212 2297 2385 2507
the temperature-coefficient limits for design of the driver-circuit (base-type) resistors can be
expressed in terms of the resistances at - 20°C and +100°C, relative to that at 25°C, as follows:
0.948 < R(- 200 C)/R(25 0 C) < 0.962
1.132< R(0 00* Q/R(250 Q < 1.149
where R(T) is the resistance at temperature T.
Other approaches, such as the use of low-temperature-coefficient thin-film resistors, could
provide improvements in future modifications of the driver circuit.
C.	 IC I ransistor Cliaracteristics
Current Gain. Forward, cornmon=emitter current gains for the IC transistors at collector
curv!nts of 1, 7, and 30 mA at -20, 25, and 100T are given in Table IV. Current gains are
substantially greater at the highest temperature. this is of importance for the driver circuit, since
We minimum base current also occurs at the highest temperature, due to the positive-temperature
coefficients of the diffused resistors.
a
8
0
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1.20
uo
J
0
A 1.10
O
{IO
N
J
Z 1.05
U
Z
P%D
W
1.00
0.95
—50	 0	 50	 100	 150
TEMPERATURE Q°C9
CA15176
Figure 4. Typical Resistance-Temperature Characteristic
Base-Entitter and Colle=ctor-Emitter Voltages. Precise evaluation of the base-emitter
forward-diode voltage-drop, V BE , and the collector-emitter saturation voltage, V CE, characteristics
requires consideration of the effects of all three (base, emitter, and collector) transistor currents.
Analysis indicates that a convenient form for the data would be measurements at specific emitter
currents for multiple ratios of collector-to-base currents, due to the fact that V BE and VCES are
relatively slowly varying functions of these variables.
The test circuit used to characterize the voltage characteristics of driver-circuit transistors is
shown in Figure 5. In this test circuit, common-base connections of PNP transistors are used as
constant-current sources for the base and collector currents of the transistor under test. Emitter
9
all
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Table IV. Forwa-d Current Gain Characteristics
for Transistors on the TIXL 106
.	 T	 —200C 25*C 1000C
hFE hFE hFE hFE hFE h FE hFE hFE hFE
Unit I C	1 mA 7 mA 30 mA I C . 1 mA 7 mA 30 rnA I C . 1 mA 7 mA 30 mA
01 118 118 79 152 159 114 204 222 162
C2 36 44 35 60 70 57 119 108 102
03 133 133 86 173 175 126 212 260 178
04 7b 80 58 100 '009 81 147 156 119
05 70 78 55 91 103 77 141 150 113
06 80 77 54 102 103 76 133 142 106
07 105 93 75 143 152 109 222 272 158
VCE=2V
Figure S. Test Circuit for Characterization of Driver Circuit Transistors
10
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current is measured with meter A. Meter G is an electronic null meter. Resistors R B
 and RC are
precision decade resistance units. Voltages VCE and VBE are measured using a voltm ,&er with an
input impedance of 200 megohms. These voltages are measured as functions of the ratio of
collector a-base currents IC/I B and emitter current IE.
The measurement procedure begins with the selection of I C/I B . Resistors R B and RC are set so
that R B/RC is equal to IC/I B . Then the variable power supply is adjusted to set the desired emitter
current I E . The 200-ohm and 25-ohm variable resistors are adjusted to null meter G. Usually, after
the power-supply and nulling-resistor settings are touched up, a group of similar transistors may be
tested with no further adjustments. In practice the test units, in an environmental test chamber, are
switch-selected for connection to the external test circuits. Tables V, VI, VII, VIII, and IX give
transistor VCES and VBE results. The particular I E and lC/l B values are appropriate to the circuit
analyses for lower- and higher-current transistors. Included are data for very-low-current conditions,
as for the transistor-input gate of the TTL-type circuit.
For a diode-input gate it would be appropriate, for uniform results, to produce the diode from
a similar NPN transistor having the base and collector terminals in common. Leakage data for such a
connection are shown in Table X.
d.	 Emitting-Diode V-t Characteristics
The forward-voltage-current, V®-I®, characteristics of typical planar-diffused GaAs
photon-emitting diodes, as used in the TIXL l 06, are given in Table Xl. The diodes were evaluated
at 6 current levels at - 20, 25, and 100°C.
As will be described in the worst case analysis, the photon emission can be closely related to
the voltage applied to the emitting diode. Shunt impedance effects cause variations in the diode VD
- I D
 characteristics in the flow current region but do not affect the V U-photon emission relation.
Tests on GaAs switches indicate negligible photon emission in the off-condition, and thereby
negligible increase in phototransistoo leakage current (compared to the 10 µA maximum leakage
specified), for diode forward voltages of no more than 0.89, 0.80, 0.70 V at - 20, ?5, and I00°C,
respectively.
5. Circuit Design
a.	 General
There are a multitude of potential driver-circuit arrangements. Many of these are eliminated
with the conclusion, in the following section, that a diode-gate input circuit should be used.
Elimination of additional potential circuits of various arrangements is based on analyses with the
characterization data and confirming measurements with breadboard circuits. No satisfactory
arrangement for a type of constant-current circuit, for biasing of the emitting diode, could be
derived which would operate with the minimum supply voltage of 3.5 V without a significantly
greater power dissipation in the off-condition than the specified I mW. Thus the biasing current is
resistor Iamited, with a transistor switch in series with the emitting diode which is driven into
saturation, as discussed previously.
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Table X. Leakage Currents for Diode-Connected NPN Transistors*
Device 0R QnAI
1 1.0
2 8.5
3 9.3
4 11.1
5 11.0
a 11.5
*Emitter as cathode and common base and
collector as anode, V R - 5 V, T - 100'C.
•
Table XI. Forward Voltage-Current Characteristics
of GaAs Photon-Emitting Diodes
Device
No.
V® M at I	 WA) shown TI®CI
0.1 0.5 1 5 10 40
1 1.00 1.09 1.12 1.18 1.20 1.25 -20
2 1.03 1.12 1.15 1.20 1.22 1.26 -20
3 1.02 1.10 1.13 1.18 1.20 1.24 -20
1 0.91 1.4 1.4 1.11 1.14 1.19 25
2 0.94 1.04 1.06 1.11 1. 4 4 1.18 25
3 0.94 1.04 1.07 1.12 1.14 1.20 25
1 0.77 0.68 0.93 1.01 1.03 1.11 100
2 0.80 0.91 0.95 1.02 1.05 1.13 100
3 1 0.78 1 0.89 10.94 1 1.02 1	 1.04 1	 1.11 1	 100
e
i
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Examples of circuit arrangements considered for the driver circuit are shown in Figure 6.
Circuits 1 through 5 indicate various positions of the GaAs diode and current-limiting resistors with
two transistors, and 6 through 8 indicate three-transistor arrangements. All have the diode-gate
'.'put circuit. Examination of the data taken on the variation in the parameters and their
temperature characteristics eliminated consideration of all but one of the circuits. As illustrated in
the worst-case design of the selected circuit, a complete analysis is fairly complex and lengthy. for
brevity the results of analyses for the circuits in Figure 6 are summarized as follows:
fl Two transistor configurations without the GaAs diode in the ground section of the
circuits are not cut off at any temperature with a I-V input (specified as maximum
in the off-condition). These include circuits 1, 2, and 3. Resistors *, n the emitter-base
string, as in circuits 2 and 3, are ineffective for assisting cut-off at the low-current
levels.
2) The inadequate cut-off is also characteristic of both of the three-transistor circuits at
the higher temperatures.
3) Of the remaining circuits, 4 a!; 5, circuit 5 requires greater transistor current gains.
The base voltage of the first transistor can be at a greater voltage level in the
on-condition, and thous less base current can be available through the base resistor.
4) Circuit 4 is marginally on with l-V input. Slight modifications available to ensure
cut-off include the addition of resistors from each emitter to ground, as shown in
Figure 7. A resistor on the emitter of the input transistor increases by a small
amount the current in that emitter in the off-condition, increasing the emitter-base
voltage slightly. The resistor to the s`'cond emitter shunts the emitting diode for the
low currents. At the high currents of the on-condition, the logarithanic characteristic
of the diode results in most of the current being delivered to the diode. Tile circuit
in Figure 7 is that selected for the driver circuit and analyzed in a sub:cquent
section.
b. Input Configuration
	
Connections for the ten inputs are detailed in Figure 8. Figure 8a shows a
	 i
diode-connected-transistor input device; Figure 8b, an active transistor input device. By connecting
each transistor as shown in Figure 8b, the voltage at the base terminal of the following transistor,
Q 1 , can be made smaller than for connection (a) by proper selection of R A
 and R B . The object of
this connection is to make certain that the photon-emitting diode current will be small when V I = 1
V. The lower limit for R A is set by the requirement (I RA) (VCC max) < 1 mW when V I = ®. This
requirement gives I RA 5 0.222 mA for VCC = 4.0 ± 0.5 V. because the base-emitter voltages for
the input devices are nearly the same for connections (a) and (b), R A
 and R I are equal. For the "1"
state the total resistance between supply and the base terminal of Q I is R I for connection (a), and
	
R I + R B
 for connection (b). At the lower limits of supply voltage, Hess base current is available in
	
o
connection (b), requiring a larger minimum gain for QI.
18
e
iReport No. 03-68-78
i
Figure 6. Circuit Arrangements Considered for the Driver Circuit
°9	 1
a
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Figure 7. Isolation Switch Schematic Showing Driver Circuit Selected for Design
In connection (a) the inputs are isolated from each other by a reverse-biased junction when
one input is on and another off. For connection (b) interaction between inputs is possible, as
indicated in Figure 8c. With Zero input voltage for transistor QA and transistor QA in saturation,
the base collector junction of transistor Q S
 is forward biased while the base-emitter junction is
reverse biased. Transistor Q 8 is thus biased for inverse operation. In contrast to connection (a),
where input currents are limited to junction leakages, input currents for connection (c) can be large
if VBC is large. Note that VBC is the difference between V BF and VCF of transistor Q A . At 100°C
and ICAB <1 VBC < 0.43 V. For VBC = 0.43 V, I E for transistor Q R can be 60µA. A worst-case
analysis for this input connection would require V BC max = 0.68 V at _ 20T. Again, about 60µA
input current could result. i
Because of the interaction between inputs and because less base drive is available for Q 1 , the
transistor input connection is not desirable.
The leakage characteristics of diode-connected transistors were described in Table X. These
data were taken for a diode reverse voltage of 6 V, actually greater than that experienced by the
diode-connected transistor in Figure 8a by the amount of the base voltage of Q 1 . The leakages were
all less than 12 nA at 100°x' for the six measured diodes, compared to the specification of 50 µA.
20
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Figure 8. Alternate Driver Circuit input Connections
C.	 Worst-Case Analysis
The design of the driver-circuit resistors depends on the assignment of worst-case resistor
tolerances based on the resistor sheet resistance and geometr y variances. The most critical resistor is
R3. For each of two metallization patterns used, the tolerance factor for R3 is 1.06, which will be
taken to mean that the capper limiting value of R3 is 1.06 times its nominal value, and that the
lower limit is the nominal value divided by 1.06. On this basis the tolerance factors for the
remaining resistors are 1.1 l for R2, 1.15 for R1, and 1.24 for R4 and R5.
The measurements taken to characterize representative transistors and diodes demonstrated
that saturation voltages and base-emitter voltages are well-behaved functions of emitter current and
the ratio of collector-to-base current. A list of worst-case voltages for extreme values of supply
voltage at -2®°C, +25°C, , and +1®®` C is given in Table X11, with the resulting worst-case voltages
21
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Table Xll. Worst-Case Voltages Assumed for Driver-Circuit Design
Temperature
-20*C 250C 1000C
V CC IV) 3.5 4.5 3.5 4.5 3.5 4.5
VCE2 IV) 0.19 0.20 0.22 0.22 0.25 0.28
VBE2 IV) 0.88 0.89 0.80 0.84 0.69 0.74
VCE1 IV) 0.11 0.06 0.11 0.08 0.13 0.10
VSE1 IV) 0.81 0.80 0.;J3 0.72 0.59 0.59
V D2 IV) 1.32 1.20 1.25 1.14 1.14 1.05
V R1 IV) 0.49 1.61 0.72 1.80 1.08 2.12
V R2 IV) 1.19 2.35 1.34 2.44 1.54 2.61
VR3 IV) 1.99 3.10 2.03 3.14 2.11 3.17
V R4 IV) 2.20 2.09 2.15 1.98 1.73 1.79
V R5 IV) 1.32 1.20 1.25 1.14 1	 1.14 1.05
across resistors R l through R5. Included are worst -case allowable values of GaAs photon-emitting
diode voltages. Combinations of these worst-case voltages with the resistor temperature coefficients
and circuit specifications were used to design the resistors.
Resistors R1,  R4, and R5 depend on conditions when the GaAs diode is off or
non-conducting. Resistor R 1 controls the circuit power dissipation,, PO F, with VCC = 4.5 V and
V 1 = 0. The worst case occurs at - 20°C, for which R 1 is minimum (see Figure 4).
POF MAX = 4.5 V (4.5 V - 0.7 V)/R 1N11N
	 (1)
= 17.1 V2/R1M1N
,2
9
.	 as .. ..
	
_.....
0
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For the expression above, the voltage across R 1 is 4.5 V less the minimum voltage across an input
diode, 0.7 V. Applying worst-case Tolerance and temperature-coefficient factors, the nominal 25°C
design value of R 1 is given by
RI = (1.15) (17.1)/(0.948)P® FF , in krt for
	 (2)
P®FF in mW
Resistors R4 and R5 are designed to limit the maximum voltage across ®2, the GaAs diode, for the
LWf-condition when the input voltage is one volt. The photon emission from the diode is
approximately proportional to exp (qV D/kT).4 At 100°C a diode voltage of 0.7 V can be
tolerated. For ail input voltage of 1 V, an input-diode voltage drop of 0.51 V, VBF 1 of 0.41 V for
= 0.036 mA, and V BF2 of 0.40 V for I F , = 0.10 n1A, the voltage across ®2 will not exceed 0.7I
V, which corresponds to a minimum diode current of 0.01 mA. The room-teinp9rature values of R4
and R5 are given by
R4 =	 (l.lV)/(1.149) (1.24) (0.036 mA), in	 k92, (3)
R5 = (0.7	 V)/(1.149) (1.24) (0.10 mA - 0.01 mA), (4)
The design values to be used for R4 and R5 are
R4 = 21.4 ka ,
RS = 5.46 kf2
The values of R4 anti R5 are constrained to track the values of R 1 9 R2, and R3 because all the
resistors arP diffused simultaneously, and only geometrical errors contribute to errors in the ratios
of these resistors.
Table XIII gives the calculated worst-case values of R4 and R5 and the worst-case currents IR4
and I R 5 for the conditions of Table XII.
The critical conditions when the input voltage is high (on-condition) are:
1) The maximum values of the ratios IC 1 /IB I and IC ,/ l B 2 for VC` , -- 3.5 V and
- 20°C, which specify the minimum allowable transistor gains.
2) The maximum circuit power dissipation for VCC = 4.5 `' and T = - 20°C.
3) The minimum GaAs diode current, I® 2 , for VCC = 3.5 V and T = l00°C.
23
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Table XIII. Worst-Case Values of Resistors R4 and R5
and of Currents IR4 and IRS
Temperature
—20'C 2500 10000
3.5
	
4.5 3.5	 4.5 3.5	 4.5VCC (V)
R4 (kn) 18.865	 22.14 18.90	 23.01 22.53	 26.44
R 5 (kn) 4.81	 5.65 5.08	 5.87 1 5.75	 6.75
1 R4 (mA) 0.117	 0.0944 0.108	 0.086 0.0768	 0.0677
1 R j	 (mA) 0.274	 0.212 0.246	 0.1942 0.1982	 0.1556
The design equations which. relate these factors will be developed with the following notation:
For T _ - 20°C
A = (ICl/ 1 b1 ) MAX
8 = (IC2 /IB2) MAX
C = (17.1)  (I.15)/®.948
OP
®_ V` RI MIN/1.15 = 0.49/I.I5
E= VR2 MIN/1 - 11 = I.I9/I.II
I~ = V R3 MIN/ 1.06 = I.99/I.06
C = 0.962 I R4 MAX = (0.962) (`.20)/18.865
H = ®.948
I = 1.15 V RI MAX = (1.15) (1.61)
.I = 1.11 VR2 Mlr,y = X1.11) (2.35)	
Al
K = I.06 VR3 MAX = (1.06) (3.1®)
24
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For T =+1000C
s
L = I 114 MAX + I RS MAX 0.275
ID
 = I D2 MIN at I00°C
M = VR I MIN/(I.149) (1.15) _ (1 .08)1(1. 149) (1•.15)
N = VR2 MIN/ (1.149) (1.11) _	 (1.54)/(1.149) (1.11)
P = V R3 MIN/(1.149) (1.06) _ ( 2.11)/(1.149)	 (1.06)
The expression for R I, Equation (2), becomes
R 1 = C/POFF
The collector-to-base current ratio, IC I A B 1 , is given by
A = ER1/DR2
which is solved for R2.
R2 = CE/ADPOFF
Similarly, the ratio IC2 /1B2 is given by
F/R3
B D/R 1 + E/R2 -G
The maximum power dissipation at - 20"C, PON , is given by
PON = (VCC/H)(I/Rl + J/R2 + K/R3)
25
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Either equation (8 or 9) can be solved for R3.
R3 =—	 F/B
	
®P®FF /C + ADP®FF/C -G	 (10)
KR3 = P®N /VCC	 P®FF/C - J ADP®FF/CF	 0 â
R3 is eliminated by equating (10) and (l â ). The minimum transistor gain relation is obtained by
letting R = A (equal transistor gains).
A 2
 - (CG/DPOFF - l - JF/ICE) A
	 (12)
- (Fl/KD) (CH P®N/l VCC P®FF 
This quadratic equation in A is solved, and the minimum gain at 25°C is assumed to be
FF MIN 
= 1
- A	 ( â 3)
The nnnnnmu ni l ®2 at D®®°C is given by the SLIM of the currents in R 1, R2, and R3, less the currents
in R4 and R5. The expression is
Il ly = M/R l + N/R2 + P/R3 - L
	 (14)
Equations (5), (7), (10) and (14) give
l® H [POFF (l . N 
A + P® B + PD A^^
	 (15^E	 MF	 MF
- PCG
1VlF
26
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The final forms of the design equations with B = A given below are :^quations ( 12) and (15) with
the appropriate worst-case values applied.
.P
A2 - ( 5￿
 - 2.390 fl) A - 2.4826 (2.3602 P - 1) = 0,
	
(fl 6)
OFF
	 OFF
1 D
 = 0.03940 [ POFF (I + 1.0682A + 0.4811 A 2 )	 (17)
- 2.6274A) - 0.275
This form of these equations allows the circuit design to be performed with selection of any,
two of the parameters PON , DOFF= I D, or A. For PON = 200 MW and DOFF = I mWt
A = 35.77
I D
 = 21.82 mA
Applying equations (5), (7), (10), and (13):
hFEMIN
 
= 72
R I = 20.74 kSI
R2 = 1.459 kn
R3 = 81.61 11
The circuit layout is designed to give the required resistor values for nominal base-type
diffusion sheet resistances of 97.5 and 109.5 ohnos per square. The widths of the resistors are 10.75
Quails for R3 M , 2 mils for R2 and R3p, 1 mil for RI, and 0.5 mil for R4 and R5. The design lengths
of these resistors are given in Table XIV. Based on these design values, specified parameter
worst-case values are given in Table XV. The emitting diode worst -case minimum currents are
calculated as 24.3, 24 and 21.8 mA at - 20, 25, and 100T. Tests described in following sections use
values of 24.5, 24, and 22 mA, respectively, with the values being rounded-off to the nearest,
greater half-mA.
27
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`Fable XIV. Design Lengths of Diffused Driver-Circuit Resistors
Sheet Resistance
Resistor	 97.511/o 109.591/a Unit
R1
	 213 198.5 mils
R2	 30 26.5 mils
R3M	9 9 mils
R3P	... 14 mils
R4	 110 98 mils
R5	 28 25 mils
Table XV. Worst-Case Values of Circuit Characteristics
Calculated for Designed Diffused Resistors
Shoot Resistance
Characteristic 97.5 n/o 109.5 n/a Unit
P®N 199.98 199.45 mW11
P®FF 0.999 0.9997 MW
0	 MON OeCB 21.64 21.75 mA
(1C1/0B1MAX 35.72 35.98
11C2/062)MAX 1,11,134 35.41
B. GaAs-SWITCH DEVELOPMENT
1. General Construction
The optical coupling technique to be used for the d,mitting ilode-phototransistor pair, or GaAs
switch, is similar to that for the TIXL 106, pictured in l~ iyure 9. The emitting diode is to be bonded
to the transistor with a thin layer of an Se-S-As glassy Tl° os glass, on melting at higher temperatures,
wets both the GaAs and Si surfaces, this being important for geod optical coupling and mechanical
rigidity. Thous the functions of the glass are a non-conductive cement and a good optical coupling
medium. The requirements for the glass are as follows:
• Good mechanical adhesion to GaAs and Si
•	 Relatively transparent for 0.9µm photons of GaAs
• Good thermal expansion match to GaAs and Si
•	 Bonding temperature compatible with fabrication and reliability
•	 High refractive index (-2.5) compared to those of GaAs (3.3) and Si (3.5).5
28
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These are highly restrictive requirements. Only a few types of glasses can be considQred. Two
glasses which to date best satisfy the requirements are in the Se-S-As family. The bonding operation
is performed at approximately '_ l 0°C. 'Vests have been made to evaluate softening within the
operating and storage temperature extremes of the GaAs switch. At 100°C the glasses are
moderately soft, demonstrating no tendency to flow. However, there is some question whether this
would be sufficient at this temperature in a highly vibrating ens ironment. For this reason
encapsulation is desirable. At 150°C' the glasses are fairly sol'f with some tendency to flow. The
good wetting characteaistics and surface tension of the glasses tend to hold the wafers in stable
positions at 150°C. Encapsulation can also ensure structural integrity at this temperature.
The coupling glasses tested tend to have about the same temperature range (A T) for
satisfactory open?tion. Tile above glasses previously exhibited highly stable low-temperature
coupling characteristics to below - 55°C and are presently used in the TIXL 106. Other glasses have
shown tendencies to fracture at the low-temperature extremes, causing some variance in the
coupling on temperature cycling.;. Additional testing is described in a subsequent section.
The encapsulation used in the TIXL106 is a proprietary epoxy compound which wets the
wafers, coupling glass and glass in the bottom of the header. The epoxy is cured to a very rigid state.
It is quite firm at I00°C; .:t 150°C, when deformed under high pressure, it is elastic. Tests show that
application of this epoxy directly on the entire surface of the phototransitor results in no increase
in high-temperature leakage.
Photons are emitted from the P-N junction region of the diode, which is approximately 10 Hills
in diameter. The size of the sensitive region of the transistor must be selected accordingly, with
allowances made for the extreme paths of photons through the materials and an additional small
amount for alignment tolerance. A sensitive region of about 20 mils in diameter is appropriate.
The transistor emitter region is covered with a contacting metal and thus should be outside the
photon path. Portions of tine base and collector form the photosensitive regions. The GaAs swit6l!
construction is -illustrated in Figure 10. Details are discussed in following sections. The package used
for Phase I GaAs switches is the J DEC type TO-89, 1/8 X 1/4-inch integrated circuit flat-pack.
The thin-glass coupling medium provides an isolation voltage of over 100 volts in the
TIXL106, which is greater than the design goal of 50 V previously indicated. Also, the isolation
coupling capacitance is typically only about 3 pF, compared to the 10-pF maximum specification.
2. GaAs Photon-Emitting Diode
The construction of a GaAs photon-emitting diode such as used in the TIXI_ 106 is shown in
Figure 11. The diode is formed with a planar, oxide-passivated, P-type diffusion made into an
N.-type slice. Metal contacts to both the anode and cathode are formed on the same side of the
GaAs wafer, with piootons exiting from the opposite side. For the GaAs switch (and isolation
switch), diodes are selected by screening visually under a high-magnification microscope for a
pinhole-free passivation oxide over the planar-diffused PN junction, and for good contact
metallization and also screening electrically for a low-leakage reverse characteristic and a sharp
"knee" in the forward-voltage Current characteristic.
r
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Figure 10. GaAs Switch Construction
The diameter of the junction is typically 10 mils, and the outside dimensions of the diode
wafer vary from a 40-mil diameter, as shown in Figure 11, down to about 1-6 mils squaw. Although
all devices delivered in the program used the 40-mil-diameter wafer, the thermal ;-esults described
later indicate that the small wafer would be equally satisfactory. Photons are generated
predominatly in an area near the junction in the P-region. No development was regt.ired for the
diodes, as they are generally available for fabrication as discrete emitting diodes oi for assembly in
other photon-co :pled devices.
Pertinent photo-emission characteristics for the emitting diode are considered in the designs of
the photo transistor.
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Figure 11. GaAs Photon Emitting Diode
3. Phototransistor Layout
The concept of the phutotransistor design is illustrated in Figure 12. The starting matenal
consists of an N + substrate with about 1 mil of high-resistivity N-type epitaxy. This epitaxial-layer
thickness is of thc; order of an absorption length 6
 for the 0.9-µm emission of the GaAs diode for
adequate optical absorption (considering also the minority carries diffusion lengths), suitably low
saturation voltage, and good material availability.
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Figure 12. Basic Phototransistor-Diffusion Outline 	
r
Basic considerations for the pinototraansnstor layout are as follows:
a) The base should be of sufficient size to serve as the photosensitive area and, of
course, enclose the emitter,
b) The base and emitter should have small areas for low capacitance as related to speed
and noise transmissibility.
c) The emitter should have sufficient size to satisfy the saturation-voltage requirement.
33
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The photosensitive region required for the base car, be determined with reference to the
physical dimensions of the emitting diode and the glass layer and to the respective refractive indices.
This type of analysis indicates the size of the sensitive area onto which a significant fraction of the
available photons would impinge. In the limit, an infinitely large base would be required in
collecting all available photons. A diameter for the base sensitive area of about twice the diameter
of the emitting junction (nominally 10 mils) has been found to be practical for structures of this
size for good photo-collection without excessive collection areas. This size also allows for normal
tolerances when placing the diode over the sensitive area.
Rased on parameter calculations, such as in the following sections, a phototransistor layout
was made as shown in Figure 13. This layout utilized a 22-mil-diameter photosensitive area (window
in the base oxide) and an I 1-mil-diameter emitter (after diffusion). As is discussed in a following
section, high-leakage currents were exhibited by devices made with this structure in the GaAs
switch. Analysis indicated the need for modifications, consisting of a guardring surrounding the base
,see Figure 14) and a field relief electrode (see Figure 15). These are Pater discussed in detail.
Devices made with the second structure satisfied the design goals. For both structures, calculations
of collector-base and emitter-base junction capacitances indicated that the base and emitter areas
were appropriate for both the required speed and the immunity to raise transmission. In addition,
the emitter in the second structure was reduced to 10 mils and the base sensitive area to 20 mil, to
obtain smaller junction capacitances. These changes were based on data for devices using the first
structure which indicated the need for an additional margin for speed. The compromises were made
considering the highly conservative results obtained for saturation voltage and photon coupling.
Photographs of the modified phototransistor with and Without the emitting diode are shown in
Figure 16.
4. Design and Results
a. General
In this section the considerations made for the various design parameters are discussed.
Following the analysis of each parameter are the test results. Considerable cnrnprornising was
required among the various parameters to meet the design specifications. Expressions are described
which can be used to examine the trade-offs involved and extrapolate the results for other design
conditions. Both the calculations and test results refer to the use of the modified phototransistor
structure unless otherwise indicated. ")file Phase I GaAs switches were subjected to a 100-hour
burn-in period prior to final testing, in which 50 mA of forward bias was applied to the GaAs diode
in a 25°C air ambient. For Phase 1, ten GaAs switches were fabricated with and tell v/ithout the
epoxy encapsulation.
b. Current-Gain Regoiirements
The transistor is so oesigned that the photons are absorbed in the base and collector regions.
Photons absorbed within a diffusion length from the collector-base junction diffuse toward the
junction, thereby creating bias current. This can be measured as a conduction current hetween the
34
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Figure 14. Photo transistor Dif ,rusion Lay ,r,it
collector and base leads. The photocu ceent is effectively produced by a current generator across
these terminals and thus can be confidered a collector-base uias current. The current available from
the collector and emitter terminals is the product of the effective case current and the transistor
common-emitter current gain.
The current gain required can be represented as the ratio of the required collector current to
the available base current. The collector current in the on-condition is specified to be a minimum of
10 mA at 0.6 V colle ftor-to-emitter voltage, which may be near the saturated bias condition for the
transistor. Using a conservative increase of 20 percent in the equivalent base current as sufficient for
the out-of-saturation condition for GaAs switches having the l r„ast overall current gain, the
minimum collector curreni oust-off-saturation at 1®®°C is 12 ninA. Allowing an additional 20 percent
36
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Figure IS. Metaflization Layout
factor for both ageing effects in. the GaAs diode which might reduce its light emission and in the Si
transistor which might decrease its current gain, the minimum acceptable initial collector current
out of saturation at â ®0°C is:
g	 > â 2.® mA
CUnsat.	 0.80	
— ll5 rnuA
Initial
1000C
A. temperature of fl®®°C is specified because, this is the worst-case temperature for current gain.
Both the photon-emitting efficiency of the GaAs diode and the Arias current for the diode decrease
with increasing temperature.
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Figure 16. Si Phototransistor and GaAs Switch
From past experience with the 'r1XL 106, which uses basically the same type of photon
coupling, the equivalent base current was estimated to be in the range of 20 to 40 µA at 100°C for
GaAs diodes having "average" photon emission and operated at the worst-case bias of 22 mA.
The current gain regVed for 20-µA base current is
h	
= —15 
mA	 = 750FE 100°C	 20 pA
and for 40-µA base current, 375. Allowing an additional 20% margin in gain for high utilization of
emitting diodes, the required gain range is 450 to 900. The forward-current gain characteristics of
three high-pain transistors r*eviously fabricated for coupling with an emitting diode are shown in
Table XVI. For a collector current of 10 mA the current gains increased an average of about a
factor of 1.3 for a temperature increasing from 25°C to 100°C. Using this figure, the required
current gain at ;; C should be in the range of 350 to 700. Choosing a design objective for h FE of
500, gains .ranging from about 200 to 700 should be produ.-Ld. An arbitrarily narrow range can be
provided by probing of the individual wafers.
Substantiating data for the available equ ivalent base current were taken for transistors made
with the initial structure. For a number of units the photo-induced current in the phototransistoi
was measured by shortiiig the collector and emitter terminals, and measuring the shore circuit
i^
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Table XVI. Forward Current Gains of Phototransistors
unit
Boo.
B°FE at
I 0
 - l mA
hFEat
5 mA
hFE At
10 MA
Tf W
1 417 495 468 °-20
2 400 467 465 X20
3 200 296 320 "20
1 527 641 625 25
2 500 618 599 25
3 263 368 396 25
1 769 894 820 100
2 769 "2 787 100
3 385 513 1	 549 100
VCE-6V
current between this-connection and the base Dead (brought out for Please I devices). Initial results
for two batches of emitting diodes are shown in Table XVIL The first group (units 2 through 13)
used GaAs diodes having outputs ,fudged as ranging from "average" to "excellent." The second
group used GaAs diodes with "poor" outputs. The latter GaAs diodes wer: not considered
sufficiently good for Phase I devices, but were tested to obtain reference values. The data shown
were measured at 25°C. A good estimate for the efficiency of the GaAs diodes at 100°C is 1/2 the
25°C value. For the first group of GaAs emitters the half-values range from 40 to 75 µA, and, for
the second group, 16 to 20 WA. These values are in agreement with the range; of 20 to 40 PA
described previously for average GaAs diodes.
Table XVII. Photo-Induced Current in Phototr ansistor
0	 - 22 rnA
T - 25°c
Unit Ox 1/2 Ox
No. IPA) IPA)
2 143 71
3 85 42
7 87 43
8 80 40
10 118 59
11 108 54
13 150 75
Al 32 16
A2 32 16
A3 40 20
A4 34 16
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For a GaAs diode current of 22 mA (100°C worst-case
 minimum value), the relationships
between the phototransistor collector currents at 25°C and 100°C are shown in Figure 17 for 18
f
GaAs switches. Included are devices having high atad low values of 'CEO. No clear-cut correlation
was observed between the change in I C
 with temperature and ICFO, indicating that the change in
hFE with temperature is approximately the same for loth high- and low-leakage devices. The hFE
characteristics at 25°C and 100°C are given as a function of I C
 in Figure 18 for representative low
leakage (Unit 23) and high leakage (Uuait 19) devices. The tact that Unit 19 has nominally higher
IIFF is of no particular consequence. Applying the 25°C and 100°C values of I C
 for each device
given in Figure 17, the ratio of hFE at 100°C to that at 25°C is about 1.50 for both devices. Also
from Figure 17, the average ratio off IC
 at I00°C to that at 25°C is 0.85. The ratio of these values.
b
Figure 17. Phototransistor Collector^Current, IC , at 25* C and 100°C for
GaAs Diode Current IF
 = 22 mA, VCF = I V
40
e
10
mA
10
mA
—	 T = 25°C
1
µA
100
nA
100
µA
100
µA
10
NA
10
µA
1
NA i
100
nA
NIT NO 19U
®	 CE
U TA®J S E® FOR
IC6 = 7A
UNIT NO 23
VCE = 1 V
y/
I
ADJUSTED F-OR
IC6=2A
l
Report No. 03-68-78
100	 100
mA
	
mA
T=25°C
1	 1
mA
100°C I
100°C
10 I	 I	 I	 0	 1	 II	 10 1 1L^ _.- —	 I	 I	 I
nA 0	 100	 200	 300 400	 500 nA 0	 100	 200	 300	 4000 500	 600
B g E 	 hFE
SCO6617
Figure 18. Current Gain Characteristics of Phototr2onsistors
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0.85_ 0.5 = 0.57, is the ratio of the effective base current at 000°C to that at 25°C. This is close to
the nominal value of 0/2 used previously for the effect of temperature on the emitting-diode
efficiency. No allowance Was made for the change in the detection efficiency of the photo transistor.
Of the 18 devices in Figure 17, 13 have collector currents of over 15 mA at 0 00°C out of
saturation for the worst case biasing of the emitting diode. Four of the other devices were built with
transistors having low gains (200<h FE<400) to provide additional points for the low current
portion of the figure. Thus the 15-mA minimum value appears quite satisfactory for the GaAs
switches on the basis of yield.
Final test data for Phase 0 GaAs switches are shown in Table XV000. The collector current 0C
for the worst-case biasing of the emitting diode at -20, 25, and â 00°C is typically well above the
05-mA minimum specification. Values at â 00°C range from 06 to 26 mA and, at -20°C, 08 to 45
mA.
C.	 Leakage Current
For good Si planar small-signal transistors the collector-emitter leakage current 0C1E® is
primarily the collector-vase leakage 0CB® times 'the current gain at that current level. For
state-of-the-art transistors having a collector resistivity of nominally 6 12-cm (at 25°C) and a base
area approximately that described, 0 CB® generally ranges from 0 to 50 nA at â 00°C (worst-case
°mperature). life test data with high-temperature storage, high-humidity storage, and full-power
operating tests over several thousand hours indicate for most of the state-of-the-art transistors that
any increase in 0CB® is less than a factor of 2. In a few cases the increase is by as much as a factor
of 4. Again, the current gain at the leakage level could be less than the value at high current
(450<hFE <900 at 100°C). Choosing an initial measurement specification ICED<10;4A would
allow, for 0CB® = 50 nA, h FE <200 at this current level. This gain is probably somewhai low; thus
only unfits having lower O CBG would be aCceptable.
As mentioned previously, a mayor problem was experienced with the leakage-current
characteristics of transistors made with the initial transistor layout. An unstable collector-emitter
leakage characteristic was found which was associated with the coupling glass, high temperature and 	 I
bias. This effect was only demonstrated by transistors having the GaAs emitter diode and coupling
glass. This also was independent of the epoxy. This leakage effect was initially observed as follows:
typically, if a collector-to-emitter bias current of 000 p  was applied for a few minutes in a 000°C
ambient, the voltage drop of the unit slowly decreased from about 50 volts to about 20 volts. The
time required for the total change varied greatly, and some units did not demonstrate: the effect
until after a few temperature cyclings. Both Ge-P-Se and Se-S-As coupling glasses were used with the
same results.	 .
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In ordinary applications the design of the transistor should have been addquate; tests indicated
no instability for the discrete transistor at 100°C. For the GaAs switch (the coupled pain,
characterizations of the leakage effect were made to evaluate its cause. During the leakage tests
above, no external potential was applied to the GaAs diodes and therefore there was no applied
potential across the glass bond. It was suspected that the leakage effects were due to inversion layers
on the surface of the transistor which were related to the characteristics of the coupling glass. The
effects of changing the field on the glass, by varying the potential between the GaAs and Si wafers,
were studied. The following results for a representative GaAs switch were typical:
In Figure 19, the collector-emitter breakdown voltage for the photo transistor at I 00 is given
as a function of V G , the voltage across the coupling glass. sufficient time (I to 10 minutes) was
Figure 19. Collector-Emitter Breakdown Voltage versus VG
44
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allowed for each value to stabilize. A pronounced effect is evident. From these results it can be
deduced that, with no connection to the GaAs wafer, the potential on the wafer initially follows
that on the collector (since this covers most of the area under the GaAs diode), so that the
breakdown voltage is initially high. As the potential on the GaAs wafer slowly drops due to package
leakage paths, the breakdown voltage falls (ae shown in Figure 19).
The leakage currents for the collector-base junction ICB®, for the collector-emitter junction
with open base ICED, and for the collector-emitter junction with base and emitter shorted I CES are
given as a function of VG
 in Figures 20 and 21. Transistor supply voltages of 3 and 35 volts
respectively are used. In both figures, for V G --30 V, ICE®~hFEICB® and ICES~ ICB®, as
expected. For VG>50 V, VG
 has only a small effect on ICB®, but both I (_ , 1EG and I CES experience
rapid increases. The value of V G
 for which this occurs is not dependent on the transistor supply
voltage VC.This is characteristic of an inversion layer which bridges the base, supplying a conductive
path between collector and emitter.
Also in both cases, for V G<VC - 20 V all three currents increase greatly. In this region
ICE®~hFEICB® and ICES~ICB®. This indicates a leakage of the collector-base junction due to an
inversion layer across the collector.
To eliminate the inversion layers, a redesign of the phototransistor was required. Diffusion
outlines for the new design were shown in Figure 14; and the metallization pattern, in Figure 15,
Remedies employed to eliminate the leakage effects include the addition of an N + diffusion
(guardring) surrounding the base as shown in Figure 14, and a contact to the ring which completely
covers the collector-base junction over the oxide field-relief electrode in figure 15. "These
modifications prevent contact to the base of a collector inversion layer. The base surface
concentration was also increased to reduce the probability of formation of an inversion layer on the
base.
Initial testing, to determine whether these modifications were sufficient to eliminate the
effects of the inversion layers on the leakage characteristics, was conducted on standard,
commevcially ay.sdable Si transistors. The Texas Instruments type 2N2484 Si transistor is fabricated
with surface-pascivation techniques similar to those above. Three of the 2N2484 transistors were
fabricated with ndard ball-bond connections, and GaAs emitting diodes were then bonded to the
transistors using a Se-S-As coupling glass. These transistors are much smaller than the
phototransistor. To prevent shorting of the GaAs wafer to the ball-bonded leads on the Si wafer, a
glass thickness of about 3 mils was used, compared to the thickness I to 2 mils used for the
phototransistor. Testing conditions were the same as those used for studying the leakage
characteristics of the phototransistor: 0 to 100 V applied between the GaAs and Si wafers, a
collector-emitter voltage between 3 and 35 V, and an ambient temperature of 100*C.
Collector-emitter leakage currents ICE® were the same as before the GaAs diodes were mounted.
This indicated that inversion-free leakage characteristics should also be obtained with the modified
design of the phototransistor.
45
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Figure 20. Transistor Leakage Currents versus VG (VC = 3 Volts)
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Figure 21. Transistor Leakage Curients as a Function of V G
 (VC = 35 Volts)
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Diffusion masks for the new photo transistor were then developed and new transistors
processtd. Leakage tests, as described above, were made for the new phototransistor. Low-valued
leakage currents were obtained, without the instabilities demonstrated previously with inversion
layers.
Distributions of ICEO at 20 V and 100°C are shown in Figure 22. These include results for
two hatches of phototransistors having the original geometry, type A, and for four batches having
the new geometry, type B. Each device had an ICEO within the incremental current range indicated.
Prior to these leakage measurements, devices were screened on the slice for a collector -emitter
breakdown voltage greater than 40 V, and, after separation of the transistor dice, the transistors
were sorted for common -emitter forward current gain, h FE. There was no prior test for leakage. For
the tests, type A devices did not have GaAs diodes mounted, since this results in the inversion layers
at higher temperatures.
The effect of supply voltage on ICED and collector-base leakage, ICBO, at 100° C is shown in
Figure 23 for representative types A and B devir°s. For the type A devices shown, 11FE ranged
between 400 and 500, as measured at VCE 
=1 V, iB = 0.1 mA, and T = 25`°C. For the type B
devices, hFE ranged between 300 and 400. A study of the results in Figure 23 indicates that ICEO
at the specified bias of 20 V is larg p°ly independent of hFE as defined above. Rather, ICED depends
on ICBO and the particular influence of supply voltage. As discussed previously for state-of-the-art
silicon small-signal planar transistors, ICBO leakage typically ranges between 1 to 50 nA at 100°C.
This closely agrees with the results obtained for the phototransistors, as shown in Figure 23. In the
Phase I data in Table XVIII, the I CED of almost all devices can be noted to be less than 10 yA. The
maximum value of 12.2 µA is well below the 20-yA value specified.
d. Breakdown Voltage
For a high current gain transistor the effect of current gain on the collector -base breakdown
voltage must be considered. A useful design expression 7,8 for an NPN Si transistor is
1
BV	 =
 
BVCEO (h )4 	(18)CBO 	 FE
where
BVCBO is the collector-base breakdown voltage
BVCEO is the collector-emitter breakdown with the base open-circuited
In this case, BVCEO refers to the bulk breakdown, not necessarily to the measured terminal value,
which might be limited by surface effects. Using this expression and data from J. Shields9 , the
graph in Figure 24 of current gain as a function of collector impurity concentration, for several
values of BVCEO, was obtained. The shaded region corresponds to a collector resistivity range at
25°C of 6±2 ohm-cm (concentration of 6.5 X 1014 cm-3 to 1.3 X 1015 cm-3) and gain ranging
48
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;ure 23. Leakage Characteristics of New (B) and Original (A) Geometry Photo transistors
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Figure 24. Phototransistor Current Gain as a Function of Collector Impurity
Concentrution and Collector-Emitter Breakdown Voltage
between 350 and 700. This resistivity is practical from consideration of material tolerance
specifications and also of the effect on the several device parameters. The breakdown voltage at
100°C should be slightly less than at 25°C, as gain increases with increasing temperature. It is
reasonable that the current gain should be less for the collector current of 100 AA specified at
breakdown than at the 10-µA level. 'Thus, the breakdown voltage was expected to be considerably
greater than the 35-V minimum.
As indicated by the Phase I results in 'Table XVIII, the breakdown results were highly
favorable, ranging from 52 to 72 V compared to the 35 V minimum specification.
e. Collector Saturation Voltage
With the isolation switch in the "fl" condition, the phototransistor is to be in saturation. The
design specification limits the colflector-emitter saturation voltage to a maximum of 0.6 V for a
collector current of 10 mA. The equivalent collector series resistance R CS for the saturation case, as
derived on the basis of the Ebers and Mol1 Il0 small-signal analysis of junction transistors, and
including the bulk and contact resistances, can be expressed as
RCS = 
k'T
 
q IB
fl
I
1 +hFE +I13
B
.F	 1 
I	
+ RC
ENE
+iB
(19)
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where
k = Boltzmann 's constant
T = absolute temperature
q = electron charge
hIE = common-emitter inverse-current gain
1& I B
 = emitter and base currents respectively
RC = collector region series resistance
As discussed previously, for the current requirements in saturation
I
I B > 1.2 
hFE
(20)
Thus
IE _ IC ¢ I B	 hFE
h ^ I 	 +1	 (21)B	 B	 1.2
At 25°C,
kT ft 0.026 V
q
Also, hFE > 350, as previously described. Thus,
I
I E < 293,
B
and a conservatively low minimum value is 50. It is reasonable that h IE could be very small,
so that
IE
— se 50 > hIE
113
52
i •;	 ^	 '^'h•.••w^•Y^Me'Mlu^w^hvn 'm^A.^^1Li" `^ `^	 a^n. i d	 E.
Report No. 03-68-78
A conservative assumption includes a negligible h 1E , for which the maximum indicated value for the
series resistance at 25'C is
RCS < 0.026V 10 
50	 401 + 1	
+ RC 	(22)
RCS < 2.9 SZ + RC
	(23)
The bulk-resistance portion of RC
 is that contributed by the high-resistivity collector region under
the emitter. Neglecting spreading resistance effects, the bulk resistance R'C is given by
PC tC
RC =
	
	 (24)
AE
where
PC = collector resistivity
tC = collector material thickness
AE
 _ emitter area
As described, the phototransistor design udilizes a 10-mil-diameter emitter with an 0.7-mil
maximum collector thickness ^.:v:; der the emitter. For the maximum p c = 16 ft-cm at 100°C the
resistivity is approximately double the 25°C value for the antimony-doped epitaxial material.' l
R^ _
16 SZ cm (0.7 mil)	
= 56.1 St
	 (25)
(5 mil)2 (2.54 X 10' 3 cm/mil)
Resistance contributions by the contacts and other regions total less than one ohm. 'Thus RCS<60
R. fi` r the collector-emitter saturation voltage,
VCE(SAT) = IC RCS < 10 mA (60 St)	 (26)
VCE(SAT) < 0.6 V
Conductivity modulation effects l2 , which result in lower saturation voltages for transistors having a
thick, high-resistivity collector region were, conservatively, not accounted for in this analysis.
Data for saturation voltage in Table XVlll were well below the 0.6 V maximum specified.
Worst-case maximum values were obtained at 100°C as expected. For the worst-case minimum bias
to the GaAs diode of 22 mA at 100°C, VCE(SAT) ranged from 0.16 to 0.24 V. These small values
indicate the possibility of benefit from conductivity modulation effects.
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f.	 Noise Transmissibility
In the off-condition, one requirement for the isolation switch is an insensitivity of the voltage
at the collector of the phototransistor to noise pulses at the emitter. In order to establish an
appropriate equivalent circuit for the phototransistor under these conditions, the collector transient
voltages of a number of transistors were measured, using the circuit in Figure 25.
If no transistor action were involved, the expected transistor equivalent circuit would consist
simply of the collector-base and emitter-base P-N junction capacitances (CCB and CFO
respectively). Table XIX lists the measured C CB (at 20 V reverse bias), C EB (at zero bias), and hrE
OSCILLOSCOPE TEKTRONIX MODEL 581
WITH TYPE L PLUG-IN AND (RATED)
7 pF PROBE
5V
i^1-
1NPUT
V	 0P	
^ 1 rns
tr - tf < 20 ns
CA 19359
Figure 25. Circuit for Measuring Noise Transmissibility
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a
Table XIX. Data for Noise Trammninibility Study
Transistor
V-0
C88
(pF)
V-20V
CC®
IpF)
I C - IOmA
VCE-6V
NFl
MMs
Vn
IV)
Csic
Vn
Ivl
3.02N6660) 126,0 26.0 28 2.8
2N668(2) 94.0 36.0 18 2.1 3.2
2N 1607( 1) 64.2 12.6 118 2.2 ' 2
2N1607(2) 62.0 14.6 167 2.2 2.3
2N 160713) 63.7 12.1 238 2.1 2.1
2N1711 62.1 12.8 141 2.16 2.2
2N34200) 860.0 92.0 47 4.2 4.2
2N3420(2) 866.0 87.6 46 4.2 4.2
PCT No. 13 7.2 8.0 308 1.2 1.2
OPEN 0.33
10 pF 2.0
(at IC = 10 mA, VCE = 5 V) for several transistors. Also indicated are the measured collector peak
transient voltages, Vn. Practically identical values of V n were obtained for positive and negative
pulses at the emitter. The values for positive pulses were slightly greater, due to a greater net CCB
for the reduced average collector-base voltage, and these values are given in Table XIX.
Measured Vn for an open: jig and for a 10 pF capacitor inserted between the collector and
emitter terminals of the jig are also indicated in Table XIX. The latter were used in determining the
jig parasitic capacitances. The equivalent circuit used in calculating V n is shown in Figure 26. In the
•	 figure, C l is a jig capacitance and C 2 combines jig shunt capacitance and oscilloscope probe
capacitance. These are given by the simultaneous equations
Cl
NO) " vp 
( C I + C2	
(27)
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C I + 10 pF
vn(10 pF) = v 	I 
+ C, + 10 pF
where
vn(o) = the collector peak transient voltage for un open jig socket
vn(10 pF) = the transient with the 10,pF capacitor in the jig
vp = the 5-V pulse input
(28)
VP PULSE INPUT
Figure 26. Equivalent Circuit Used if ,% Calculating V
56
Report No. 03-68-78
at the emitter, Using the measured values we obtain, on substit i ion in Equations (25) and (26), CI
= 1,2 pF alld C:2 = 16.8 pF.
A general formula for calculating the peal , transient voltago for a transistor, derived from
Figure 26, is
.	 VP Cl CCB + CEB + CCB CEB
Vn	 C I t C2 ^^CB + CEB + CCB CEB	
(29)
Calculated values of Vh
 for cacti transistor are given in Table XIX. In Figure 27, measured V n is
plotted against calculated V n. The goad agreemen # indicates that the equivalent circuit used is
adequate; therefore, only the junction and circuit capacitances need be considered in noise
transmissibility.
For the GaAs switch, there also is a capacitance between the emitting diode and the
phototransistor. A test of the effect of this capacitMnce was made using PCT No. 13, a high-gain,
low-capacitance phototransistor. For this transistor additional capacitances up to 30 pF were
connected into the circuit between the transitor base and ground. Effects of transistor action were
not observed for either positive or negative pulses, Stray capacitances in the photon-coupled
isolation switch to the base should be only about 1 pF, based on measurements on the TIXL 106.
The effect of the capacitance between the emitting diode and the collector is to reduce the noise
transmissibility, as the surface facing the transistor is connected to the ground plane. Because C2 is
small, the capacitance to the GaAs can have considerable effect in reducing Vn.
Calculations of the transistor capacitances can be used to estimate the noise transmitted. As
indicated by Equation (29), the worst-case condition is for moximum transistor capacitances. Using
a collector potential of 20 volts (for which noise transmissibility is reasured), the collector region
depletes 13 about 0.17 mil for a collector resistivity PL) of J, Si -cm. The collector-base junction
area in Figure 14 is about 700 mils2. The collector-base junction capacitance COB is given by
CCB 
—C C oe (700 mil2) = 10.8 pF
	
(30)
0.17 mil
where
F oy = the permittivity of silicon.
Base capacitance contributed by the expanded collector contact over the base ar , a can be calculated
for the approximately 145 mils2 area, 9000 A of oxide and typical 230 pF-A/mi1 2 . For these values
the additional capacitance C" CB = 3.7 pF. Thus the calculated total C CB = 14.5 pF. Measured
'	 values averaged 16.4 pF, including packRge capacitances of a few tenths of a pF.
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• 2N3420
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2N666
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3
2N 1307
1
2N1711
10.13
2	 3	 4	 5
Vn (CALCULATED)
Figure 27. Comparison of Measured and Calculated Noise Transmissibility
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The jig made for measuring the noise transmissibility of the flat -packaged Phase I devices had
parasitic capacitances different from those of the jig used in the analysis. The changes were required
to meet the circuit specifications. The equivalent circuit of this jig is shown in Figure 28. Included
in the figure are the component, oscilloscope (CRO), and jig capacitances, as determined from
direct capacitance measurements and transmissibility measurements, using known capacitances in
place of the phototransistor. For this jig, C I = 1.8 pF, and C 2 = 10.7 pF. The 1.8 pF capacitance
shunting the coil ector-emi tter terminals tends to increase the noise transmissibility slightly. -Because
of the complex nature of the parasitic capacitances, no correction was made for this shunt
capacitance in the data. This tends to make the data somewhat conservative. Complicating a
correction for the shunt capacitance is the cape„itance between the GaAs light-emitting diode and
the phototransistor. ?Nominally about 3 pF, this capacitance represents the total coupling to the
collector and base areas. Values to each of these areas cannot be separated easily. Because the GaAs
diode is grounded in the measurement, both capacitances are shunted to ground. This grounded
connection of the GaAs diode simulates the connection of the diode in the driver circuit. The
oscilloscope : •iacitance of 8.4 pF is less than the specified maximum of 10 pF. This capacitance
substantially !• ” ).jences the results. The total jig and oscilloscope capacitance shunting the collector
to ac grou p;, which includes the 0.3 pF load resistor capacitance) of 10.7 pF is representative of
that with the GaAs switch or isolation switch assembled in a circuit.
+2C V
1OK	 0.3 pF
Vn
CRo
--0	 1 A pF	 2.0p 	 18.4 pF
Vp
tea V
o
__4 Bois
tr-t¢ a
 lot's
CA 19362
Figure 28.. Noise Transmissibili,; st Jig with Parasitic Capacitances
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A rough design value for CEB is 1/4 pF/mil ? , and, for the 9-mil diameter, the calculated C EB =
16 pF. Coincidentally, the measured CEB = 16.3 pF, typically. For these parasitics and the
measured transistor capacitances of CCB = 16.4 pF and C EB = 16.3 pF, in Equation (27), we obtain
Vn
 = 2.4 V, greater than the 2 V maximum specification. However, the capacitance to the GaAs
diode results in a reduction. In Table XVIII, V n
 ranges from 1.6 to 1.9 V for the Phase 1 devices for
positive input pulses. The calculated and measured values are conservative, since the measuring jig
capacitances tended to increase the values.
Another factor which had to be considered in all the measurements was the effect of the rise
time of the input pulse on the measured transient signal at the collector. The time constant of the
circuit, composed of the 10 k-n load resistor and the capacitances, is not insignificant compared to
the rise time of the input pulse, specified to be 10 ns or less. For this reason, highly reproducible
results require the use of a single pulse rise time. Reproducibility between two different types of
high-speed pulse generators may not be better than 10 percent, with greater transient values bt 3
measured with the generator having the faster rise time. An input pulse having a 10 ns rise time was
used for the tests.
g. Switching Times
The rise time of the phototransistor can be given approximately by the expression
	
0.8 CCB (VCC)	 hFE
t 	 1B	 + WT
	 (31)
where
CCB = the effective collector-base capacitance during the turn-on transient
VCC = the supply voltage
I B = the equivalent base current
hFE = the effective current gain during the transient
wT = the effective angular cutoff frequency of the transistor during the transient.
Effective values are given for several parameters, as their values are expected to change considerably
during the transient. The expression describes the time required for the base photocurrent to charge
CCB so that the change in the voltage across the capacitor is 0.8 V CC (10 to 90 percent points).
This is approxim- ,,Rely trace for large values of V CC . The second factor in the expression allows for
the effect of the intrinsic speed limitation of the transistor. An order-of-magnitude value can be
calculated for hFE y: 500 and w T
 = 27r(200 MHz), or about 0.4 ass; small compared to the total rise
time of 10µs maximum as specified. An additional factor in total rise time is the delay time. This
represents the time required for the photocurrent to increase the emitter-base voltage sufficiently to
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produce a high level of collector current. The emitter-base voltage is usually only a few tenths of a
volt below this conduction point, due to the collector-base leakage. For the GaAs switch the delay
was expected to be only a fraction of a microsecond.
The fall time of the phototransistor can be given approximately by
,
tF = 2.2 hFE RL CCB + 
FE	 (32)
wT
where
R L
 = the collector load resistance
CCB
 = the effective CCB during the turn—off transient.
This expression describes an R-C type (simple exponential) response in which 2.2 R-C time
constants are required between the 10 and 90 percent response points. The effective collector
capacitance which is discharged through the load resistor is the current gain times the collector-base
capacitance. The additional factor in total fall time is the "storage time." As the base overdrive is
not excessive, probably less then a factor of three, storage should not be a very considerable portion
of the maximum turn-off of 100 At  specified.
Switching-speed characteristics were studied for the breadboarded driver circuit and a GaAs
switch (initial transistor structure). The supply voltage and the peak input voltage used were 4.0 V.
For the phototransistor (of the original design), a supply voltage of 20 V and a load of 2 kSt were
used. Delay (0 to 10 percent), rise (10 to 90 percent), storage (100 to 90 percent), and fall (90 to
10 percent) times were measured as a function of capacitance added to what will be the common
junction of the input diodes. Typically, the input-diode capacitance is about 3 pF, or about 27 pF
for 9 diodes having inputs at a constant potential. Measurements were made for capacitances of up
to 200 pF.
Figure 2.9 describes the switching times for the voltage across the final collector resistor, which
is approximately that for the current in the GaAs diode. Figure 30 describes the switching times at
the collector of the phototransistor. The total rise O D + tR) and total fall (t S + tF ) times for the
circuit and GaAs switch of 3.6 ps and 39.6 µs respectively at C = 27 pF are well within the
maximum specifications of 10 µs and 100 At
For the particular peak current in the GaAs diode of 31.7 mA, 1 B was r.,easured as 127 PA.
The measurement consisted of shorting the collector and emitter Heads and determining the
short-circuit current between this point and the base lead. The collector-base capacitance at 20 V
was measured as 11 pF, but CCB is greater due to the fact that the collector voltage varies between
20 V and about 0 V during the switching transient, and capacitance increases with decreasing
voltage. Analysis 14 of the effective capaci tances for the rise and fall transients, with the assumption
of a cube-law C-V relationship, indicates CCB = 1.31 CCB , where CCB is the value at 20 V. Thus
CCB = 1.31 (11 pF) = 14.4 pF. Similarly C Cid = 1.55 CCB = 17 pF. Calculations of the switching
times from th,° initial terms of Equations (31) and (32) using these values of the effective
capacitances, produce
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Figure 29. Switching Times at Driver Circuit Final, Collector Resistor
versus Loading Capacitance
tR = 1.8 µs
tF = 36.2 µs
which are reasonably close to the measured values of 2.2 and 32.0 µs respectively at the transistor
terminals. The driver circuit contributed about 0.2 ps to each of the measured values. For the new
structure, applying the increased factor of 1.5 for C CB , the calculated
tR = 2.7 ps
tF =54µi
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Figure 30. Phototransistor Switching Times versus Driver Circuit Loading Capacitance
For comparison, the typical values for the Phase 1 devices in 'fable XVIII are
tR	 3.3 ju s
tF = 52 µs
compared to the maximum specifications of 10 and 100 ps respectively.
Additional speed measurements were made on the driver-circuit breadboard, using a diffused
resistor between the power supply and base of the first transistor. The resistor consisted of one
17-W or 2 series-connected 17- W resistors from the T1XL 106. Effects for other (diffused)
driver-circuit resistors are expected to be negligible.
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For large additional capacitance applied to what will be the common junction of the input
diodes, the delay and rise times of collector current in the driver-circuit final transistor were found
to be proportional to the resistance, regardless of whether the resistor was a diffused or a
carbon-composition type. For small additional capacitance, delay and rise times at the transistor
collector were slightly larger,. which can be accounted for simply by the capacitance of the diffused
resistors. Time values were proportional to the resistance (and capacitance) value of the diffused
resistors. Indicated delay and rise times with a 27-kSi diffused resistor are 360 and 180 ns
respectively, compared to 180 and 120 ns for the 27-W carbon resistor. Storage and fall times were
the same for both resistance types.
For the switching times at the collector of the phototransistor, the delay time for the diffused
resistor was about 600 ns and 900 ns for the 17•ka and 34-W values, compared to 700 ns for the
27-kS2 carbon resistor. Rise, storage, and fall times were identical for both types,
In conclusion, the distributed capacitance of the large-wflue resistor in the driver circuit should
have only a small effect on the switching-time uliaractehstics of the complete isolation switch.
h.	 Isolation Characteristics
For the Phase I devices the capacitance between the phototransistor collector-emitter terminals
and the other terminals Ciso ranged from 1.8 to 6,4 pF, compared to the 10 pF maximum
specification. The average value was 2.5 pF.
All devices were also required to meet a 50 V isolation.
L	 Environmental Testing
Preliminary devices were subjected to mechanical tests for evaluation. Of the two Se-S-As
optical coupling glasses described previously, the one having the higher softening temperature was
used. Nineteen GaAs switches having epoxy encapsulation, and eleven without epoxy, were
subjected to vibration consisting of 35 g's of rms vibration swept sinusoidally from 20 to 2000 Hz
and then returned to 20 Hz during a 15-minute period. The devices were hard mounted in each of
three mutually perpendicular planes. All of the devices passed the test without lead rupture or
significant change in the optical coupling. The relative optical coupling was determined by
measuring the collector-base current with forward bias applied to the light-emitting diode.
The devices were then subjected to temperature cycling. Each of 10 cycles consisted of 15
minutes at - 65°C, 5 minutes at +25°C, 15 minutes at +200°C, and 5 minutes at +25°C in
immediate succession. The results, for cycling to +200°C, were not satisfactory. Of the 19 epoxied
devices, 7 passed without lead rupture or change in optical coupling. Of the 12 others, one or more
leads were ruptured. Of the 11 devices without epoxy, no lead ruptures were exhibited. However,
only one had no change in optical coupling. The other ten exhibited an optical-coupling reduction
of over 90 percent. For the unepoxied devices, these results are in agreement with observations of
the softness of the coupling glass at high temperatures.
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Additional temperature-cycling tests were performed using both glasses to determine the
reasonable operating-temperature limits for each. All devices tested had epoxy encapsulation. Three
temperature-cycling tests were used: units were cycled ten times between -65°C and +150°C,
- 65°C and + 175°C, and -65'C and +200° C. After each fifteen-minute exposure to a high or low
temperature the units were placed in the laboratory ambient for five minutes. After each complete
cycling the units were tested electrically to determine whether any leads had opened or there was
any significant change in the optical coupling. Designating the glass having the higher softening
temperature as Glass No. 1, Table XX summarizes the results for 20 units, ten made with each type
of glass, and successively cycled between the temperature limits shown. Failures include those
a which experienced emitter or base lead breakage on the phototransistor or a significant change in
the optical coupling. Optical coupling was measured in terms of the collector-base current resulting
for a fixed forward-bias current applied to the light-emitting diode.
Table XX. Temperature - Cycling Results for GaAs Switch
Temperature limits Cumulative Percentage
of Failures
Glass No. 1	 Glass No. 2
-65aC to +I WC 0	 0
-6600 to +17ec 10	 30
4066*C to +20eC 10	 70
Using the criteria of no failures in the above tests, it can be concluded that the upper
temperature limit for both glasses is 150°C. Considering this and previous poor results with devices
fabricated without the epoxy encapsulation, it is considered that the best design uses Glass 1 and
the epoxy encapsulation.
Of the 20 GaAs switches delivered under Phase 1, ten were internally encapsulated with the
epoxy for added structural rigidity. After lids were welded on each package, hermetic sealing was
tested using Radiflo, which indicated leakage rates of less than 10- 8 cc/s air, and also using a bubble
test in 65°C alcohol which indicated no gross leakages.
,j.	 Thermal Characteristics
The basic construction of the GaAs switch shown in Figure 10 is identical to that for this
coupled pair in the isolation switch. For both, the thermal path for heat dissipated in the GaAs
diode is through the coupling glass, the transistor, and the package base material to the heat sink.
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Foi a number of 1."hase I GaAs switches, tests were made to evaluate the temperature rise of
the diode under dissipation conditions. The base ceramic of these devices was larger than will be
described for the isolation switch, but this should not have a significant effect on the results, as
thermal spreading effects in the ceramic should be small. The measuring technique consisted of
using the voltage drop of the GaAs diode at a forward current of 5 mA as the
temperature-indicating; parameter. The voltage drop at 5 mA was first measured over the
temperature range of 25°C to IOWC. Because there is little temperature rise at a 5 mA bias level,
these calibration curves provide an accurate measure of the junction temperature of the GaAs
wafers. The GaAs switch integrated-circuit flat packages were then mounted in pressure contact
with a 25°C heat sink, and power was applied to the GaAs diodes. The power was repetitively
interrupted for a brief time for application of 5 mA, and the corresponding forward drop was
measured with an oscilloscope. The GaAs wafer temperature was then determined using the
calibration curves. The thermal resistance was calculated by dividing the rise in the GaAs wafer
temperature above that of the heat sink by the average power dissipation.
The forward-voltage calibration curves for three GaAs switches are shown in Figure 31. These
devices used 40-mil-diameter GaAs diodes as pictured in Figure 11. For these devices the measured
thermal resistances were 0.31, 0.39, and 0.40°C/mW. Overall accuracy of the measurements was
about t 20 percent. For maximum GaAs diode biasing for the isolation switch of 44 mA at 1.46 V
at - 20°C and 34 mA at 1.25 V at 100°C., as given by worst-case analyses, the maximum dissipations
are 64 mW at - 20°C and 42 mW at 100°C. For the largest value of thermal resistance measured at
0.4°C/mW, the indicated maximum temperature rise for the GaAs diode above that of the heat sink
at -20'C and 100°C is only about 25°C and 17°C respectively, or a 117'C maximum diode
temperature at 100°C (for no transistor dissipation).
Additional tests were made to evaluate the temperature rise of the GaAs diode for GaAs
switches which use the smaller, 26 X 26-mil GaAs wafer. For these tests, GaAs switches with larger
and smaller GaAs wafers were evaluated which were assembled on TO-5 headers. Thus it is the
additional thermal resistance exhibited with the smaller wafer which is of interest. For two larger
wafer devices tested, the thermal resistances measured 0.23 and 0.33°C/mW, or all of
0.28* C/mW. For two GaAs switches having the smaller GaAs wafers the thermal resistances
measured 0.33 and 0.43°C/mW, or an average of 0.38°C/W. Thus the smaller emitting-diode wafers
result in a thermal resistance between the diode and case which is 0.1°C/mW greater than that with
the larger wafers. The increase is only 27 percent (compared to the average 0.37°C/mW for the
larger wafer devises), much less than the factor of 90 percent indicated can a wafer-area basis. This
indicates that the heat flow is not transmitted uniformly through the glass layer. Accurate
calculations cou ld not be made because of lack of a value for the thermal conductivity of the glass.
However, order-of-magnitude calculations suggested that the 27 percent increase is reasonable on
the basis of thermal spreading effects; that is, the GaAs wafer has a thermal gradient which results in
a major portion of the heat flow being through the central region. Addition of the 0.1°C/mW
increase to the maximum previous value of 0.4°C/mW indicates a maximum value of 0.5°C/mW for
the smaller GaAs wafer, or a maximum wafer temperature at 100°C of 12 VC. This is insignificantly
greater than the 117° C value for the larger GaAs wafer.
616
Report No. 03-68-78
t.to
IF SmA
1.05
W	 1.0
Q
J
o
a3C	 0.95
LL
0.90
	
0.86 0
	 25	 50	 75	 100	 125
CALIBRATION TEMPERATURE ('C)
SCO8262
Figure 31. GaAs Diode Forward Voltage - Temperature Characteristics
Preliminary data for thermal resistance between phototransistor and case gave a value of about
0.1°C/mW or less. The maximum dissipation in the phototransistor for the cc;::: ;lions in the test
specifications (VCC= 20 V and IC(SAT) = 10 MA) is 50 mW, for which the preliminary indicated
maximum temperature for a fl 00°C heat-sink temperature would be 105°C. A dissipation of 50 mW
would be experienced in the phototransistor only in the intermediate switching range (10 V drop
• across the transistor), and the 5°C rise could occur only if this bias point were held for a significant
period (-0.1 sec). Normally the maximum temperature rise in the transistor would occur in the "1"
state, for which the specifications would allow only 6 mW dissipation (VCE!e AT)40.6 V, IC = 10
mA); the preliminary indicated maximum temperature would be only 100.6 C. In either case the
temperature rise should be added to that of the GaAs diode for an indication of its maximum
temperature. Additional data for the isolation switch are presented in a subsequent section.
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k.	 Life `Pest Studies
Life tests conducted on the Phase I GaAs switches totaled 11,843 hours, These tests evaluated
several important design parameters of the isolation switch; the phototransistor saturation voltage
VCE(SAT), conduction current out of saturation, I C, and the emitting-diode forward voltage drop,
V D . The life test conditions consisted of a GaAs diode forward current I D
 = 30 mA at 25°('.
For VCE(SAT) the test results are presented in Table XXI for 31 measurement points for each
of 12 GaAs switches. The test conditions consisted of I CE = 10 mA and ID = 30 mA. The average
change in VCE(SAT), between initial and final readings, was an increase of 6 percent; greatest
increase was 14 percent.
The test results for IC of the same devices are given in Table XXII for 26 measurement points.
Th( test conditions were V CE = 0.6 V and I D
 = 24, mA. The average change in IC was a drop of 7
percent. The worst case was a drop of 22 percent.
Results for V D are given in Table XXIII. The test condition was I D
 = 30 mA. The average drop
was 3.5 mV; the worst case, 8 mV,
Most of the changes are sufficiently small to make the measuring uncertainty significant.
However, some conclusions can be reached. From a previous analysis the major contributor for
VCE(SAT) was given as the bulk resistance. Changes, as indicated, would substantiate the Benefit of
conductivity modulation effects. These would make the ageing effects more sensitive to other
parameters. The changes in V D are of sufficient magnitude, because V D
 related to photon-emitting
efficiency, to account for the decrease in IC.
In conclusion, these results indicate a significant operating lifetime for the isolation switch.
The devices operated satisfactorily for almost 12,000 hours of continuous biasing. In application
some reduced duty cycle would be used. For a 50 percent duty cycle these ageing effects might
correspond to twice the period of operation, or almost 24,000 hours.
C. RADIATION TESTING OF RELATED DEVICES
Measurements were made on numerous devices submitted for proton radiation. The devices
included 15 discrete GaAs light-emitting diodes (5 each of types TIXL02, TIXL06, and TIXL08), 3
GaAs diode-Si phototransistor pairs (type PEX4001), and 5 diode-transistor integrated-circuit logic
gates (type SNX1503). The devices were numbered as follows:
Unit Nos.	 Type
1-3 GaAs-Si Pair
4-8 TIXL06
9-13 TIXL08
	
14-18	 TIXL02
	
19-23	 SNX 1503
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7,13,16,23
Radiation Dosage
1.2X 10 10
 protons/cm2
at 30 MeV
1.1 X 10 10
 protons/ cm2
60 MeV
1.1 X 10 10
 protons/cm2
at 100 MeV
1.6X 10 10 protons/cm2
at 140 MeV
The proton ra%iation consisted of the following:
Unit Nos
1,5,8,10,11
14,18 p
 19,20
2,4,12,17,21
Table XXIV describes the data for the GaAs emitters, which consist of light-output data,
forward voltage, and reverse breakdown voltage. In each case little or no change occurred.
In Table XXV, data for the emitter-detector pairs include transistor current gains and overall
current gains for several collector currents and saturation voltages. Small decreases in the transistor
current gains are indicated only for the lower current. Transistor saturation voltage data
unfortunately included 2 pre-radiation values which were in error and were excluded. The one other
set of saturation data (for Unit No. 1) is in close agreement.
Data in Table XXVI for SNX1503 logic gates indicate practically identical .results before and
after radiation.
In conclusion, no significant changes in the important device parameters are indicated for
proton radiation.
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Table XXV1. Characteristics of Diode-transistor Logic Gates-type
SNX 1503, Before and After Proton Radiation
Device Input Output
Pre- radiation Poet- radiation
V1 V2 V3 Vi V2 V3
Dead Lead M M M M M M
19 9 8 1.22 1.58 0.054 1.18 1.60 0.052
10 8 1.21 1.59 0.054 1.18 1.59 0.052
12 11 1.21 1.59 0.056 1.20 1.60 0.055
13 11 1.21 1.59 0.056 1.20 1.60 0.055
20 9 8 1.22 1.59 0.066 1.21 1.61 0.066
10 8 1.22 1.60 0.066 1.20 1.61 0.065
12 11 1.21 1.59 0.071 1.20 1.60 0.069
13 11 1.22 1.59 0.071 1.21 1.60 0.069
21 9 8 1.24 1.61 0.070 1.22 1.62 0.070
10 8 1.24 1.60 0.070 1.22 1.61 0.070
12 11 1.24 1.63 0.069 1.22 1.62 0.066
13 11 1.24 1.62 0.069 1.22 1.62 0.066
22 9 8 1.22 1.60 0.063 1.21 1.60 0.060
10 8 1.22 1.60 0.063 1.21 1.60 0.060
12 11 1.23 1.60 0.074 1.22 1.60 0.071
13 11 1.23 1.60 0.074 1.22 1.60 0.071
'23 9 8 1.21 1.60 0.057 1.21 1.60 0.055
10 8 1.20 1.61 0.057 1.24 1.60 0.054
12 11 1.21 1.76 0.055 1.20 1.61 0.052
13 11 1.21 1.74 0.055 1.20 1.62 0.052
1
Vc c = 4.75 V V2 - Input turn-on
threshold, output
=V3=0.002 V
above full-on
output
VI - Input turn-off
threshold, output
= 4.70 V.
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SECTION III
ISOLATION-SWITCH DEVELOPMENT
A. INTEGRATED-DRIVER CIRCUIT
Y
•	 1.	 Layout
Seven photolithographic masks were designed for fabrication of the integrated-driver circuit.
These consist of the following:
a) one for diffusion of transistor collectors;
b) one for diffusion of transistor bases and all resistors;
c) one for emitter diffusion;
d) one for removing oxide on wafer where metal contacts are to be made;
e) one for preliminary metal pattern for probe measurements;
f) two for interconnection metal pattern selected according to tap required on resistors
as described in a following section.
A preliminary composite scale drawing of these patterns is shown in Figure 32, with 14
diode-connected transistors provided on three sides of the wafer. The 4 additional diodes were
included to allow for the possibility that the yield for the input diodes for the first fabrication runs
of the driver circuit may not be high. In that case there would still be the probability that 10 of the
14 would be satisfactory as determined from individual probing. The 4 additional diodes,
accounting for little area on the driver wafer, also allow for future expansion of the number of
input diodes or for future major modifications of the interior lead arrangement.
Each of resistors R 1 through R5 is surrounded by a separate N-type (collector-diffused) tank
which provides electrical isolation between the P-type resistors and substrate. An appropriate point
on each tank is electrically connected to the point of greatest potential of the associated resistor.
This establishes a reversed-bias condition on the isolating PN junction between the substrate and
tank. Continuity between the resistor and tank also prevents transistor action between the substrate
and resistor which could result in "latch-up" at high temperatures. This condition is characterized
by a high-dissipation, inoperative mode of the integrated circuit. Three of the metal pads provided
x on each resistor allow for two alternate resistor connections as required to establish resistor
tolerances less than standard manufacturing tolerances. Additional pads on R 1, R2, and R3 were
included to increase the versatility of the driver circuit, allowing operation for a
power-supply-potential design range of 5.0 to 6.0 volts within the present power-dissipation
75
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specifications. The interconnection patterns as now designed allow for the present specified design
range of 3.5 to 4.5 volts for the power-supply potential. Resistor R3, the most important
component for establishing the current in the light-emitting diode, consists of two separate sections
connected in parallel by the interconnection pattern, depending on the required resistor value. The
width of the larger-area section of R3 was chosen to minimize the effects of mechanical tolerances,
and the area was selected with consideration for the maximum density of power dissipation.
Transistor Q2
 (Figure 32) consists of one collector region and four separate base-emitter regions.
This design provides the same type of transistor saturation voltage characteristics as for the devices
evaluated for the design data. Two small emitter-diffused regions near Q 2 allow for the single
interconnection crossover in the base and emitter lead paths, providing the same base drive
conditions for the two base paths.
Metal pads are appropriately positioned for lead connections between the driver-circuit wafer
and package, as will be discussed in a following section.
2. Processing
Major processing steps are shown in Figure 33. The processing procedure, is as follows:
a) Oxidize the slice. Use KMER with mask 1. Perform oxide removal and N-type
diffusion into the P-type substrate. This forms the transistor collectors and
resistor- isolt,tion tanks.
b) Reoxidize the slice. Use KMER with mask 2. Perform oxide removal"and P-type
diffusions into the previous N-diffusions. This forms the transistor bases and the
resistors.
c) Reoxidize the slice, and use KMER with mask 3. Perform oxide removal and N-type
diffusion into the P-diffusions of the transistors. This forms the transistor emitters.
d) Reoxidize the slice, and use KMER with mask 4. Perform oxide removal, revealing
the silicon areas to be metallized.
e) Evaporate metal over the slice. Use KMER with mask 5, leaving only metal within
the oxide windows of step 4, with pads for each for probing. At this point
measurements can be made of the circuit parameters in slice form.
f) Measure the circuit resistors to establish which of two resistance ranges has been
produced within the manufacturing tolerance. Remetallize the slices and apply
KMER. Use either mask 6 or 7 as appropriate for forming the interconnection
pattern and selecting the proper resistor taps.
Many evaluations are made during processing. One important test is concerned with the
forward current gains of the transistors. Following step c a portion of a slice is taken from the lot,
and all oxide is removed. Transistor current gains are measured by probing directly to the diffused
regions. As indicated in step f, measurements of the resistors are needed to set the values within the
range used in the worst-case analysis, The values of most corresponding resistors in an entire
diffusion run fall within a narrow range. A wider production tolerance is obtained when a
77
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Figure 33. Major Processing Steps for Driver Circuit
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significant number of runs is involved. Establishing the particular resistivity rarre for a given lot
permits a choice between two metallization patterns. This determines the taps employed and the
resistor limits for the lot.
3. Device Results
A completed driver-circuit wafer is shown in figure 34. Individual components on the wafer
can be identified with reference to the composite drawing of the diffusion masks in Figure 32 and
the circuit schematic in Figure 7.
For the first lot of driver circuits the resistor values were in the proper range, but transistor
collection-emitter breakdown voltages were low. Processing of these devices was continued through
fabrication of sample complete isolation switches. For the second lot of circuits the parameters
were within design limits.
Individual driver circuits were probed on the slice for overall evaluation. A circuit terminal
characteristic in the on-condition, the voltage between the supply voltage terminal and the emitter
Of Q 2 , was measured for values of current of 24 mA and 40 mA. These values corresponded to the
worst-case limits of GaAs photon-emitting diode current for the minimum and maximum values of
supply voltage. The yield of driver-circuit wafers from this and subsequent lots was good.
Figure 34. Driver Circuit Wafer
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B. ISOLATION SWITCH
I. Packaging And Assembly
I igure 35 illustrates the positioning of the parts in the integrated-circuit flat package. These
parts, shown in Figure 36, include the wafers for the driver circuits, phototransistor, and
light-emitting diode, two ceramic mounts, and a 14-lead TO-84 integrated-circuit header. Other
parts not shown include the high-refractive index glass which bonds the phototransistor and GaAs
diode, bonding leads, and solder preforms. The two metallized ceramic mounts are used for isolating
the drir , r circuit and phototransistor. The ceramics chosen have different heights to allow abutting
of the ceramics without shorting the metallizations. This allows sufficient clearance for the bonding
wires which pass near or over the phototransistor wafer, and minimizes the lead lengths for bonds in
this part of the package.
Bonding-lead connections are also illustrated in Figure 35. The arrangement shown provides
for the ten inputs. An alternate connection of one of the leads provides connection to the base of
Q 1 . The metal pads on the driver-circuit wafer were positioned to minimize, insofar as possible, the
lengths of the bonding leads to the package leads. Use of 10 of the 14 leads of the package for input
leads to the driver wafer limit to sorne extent the flexibility for positioning wafers and locating
metal pads for minimum bonding-lead lengths.
An assembled isolation switch is shown in Figure 37. The driver-circuit wafer was from the
first run described. The major assembly steps of the isolation switch are seen in Figure 38. The
assembly procedure is as follows;
a) Solder the phototransistor and and driver-circuit wafers to the ceramic submounts.
b) Solder the two metallized ceramic submounts into the header. The positions of the
ceramics correspond to the location of the phototransistor and driver-circuit wafers
in Figure 37.
c) Bond leads between appropriate pads on the phototransistor and driver-circuit
wafers and the header pads.
d) Bond leads to the unmounted emitting diode we' r-
e) Mount the emitting diode to the sensitive region ^, the phototransistor with the
high-refractive-index glass.
t)	 Bond the appropriate leads of the emitting diode +o the header and driver circuit.
g) Cover the periphery of the emitting diode with ep ,y.
P
h) Hermetically can the package.
Preliminary evaluation of this assembly procedure was conducted with isolation switches built
with electrically inferior semiconductor wafers. The most important result of this procedure was a
change in the choice of the integrated-circuit flat package. The first type of package was selected for
its large glass-free wafer-mounting area. There was also a region in the center of the bottom where
i
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a.8) MOUNT SI WAFEFIS ON CERAMICS
b) MOUNT CERAMICS IN HEADER AND BOND LEADS,
W MOUNT GaAs DIODE AND BOV4D LEADS
oA1E673
Figure 38. Major Assembly Steps for Isolation Switch
gold plating was missing. As this package is usually used with silk-on chips mounted with glass frit,
the gold-free area is usually unimportant. For the isolation switch, however, metallized ceramic
wafers are mounted to the package bottom using alloy performs. In the first package the alloy
tended to flow to the plated portion of the package bottom, resulting in lumps of excess alloy
around the bottom of the ceramic wafers. The new package was dimensionally identical with the
former package, but the bottom was completely plated. Isolation switches mounted in the new
packages showed no gold lumps.
No significant problems developed in wafer mounting or lead bonding, thus verifying that the
assembly procedure was adequate.
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Bonding in the isolation switch is considerated a monometallic system. Although aluminum
and gold are used for metallization on the phototransistor and driver circuit, respectively, the
corresponding type of bonding lead is used to each wafer. Actually all bonding leads are gold except
for one aluminum lead required for the phototransistor emitter contact. Aluminum metallization is
now employed for the phototransistor because it requires a less complex technique of metal
application for low surface-leakage current.
2. Device Results
a.	 Preliminary 'Testing
Preliminary electrical evaluation was performed on five isolation switches built with good
semiconductor wafers. Circuit parameters, measured at - 20°C, 25 °C, and 100°C, are given in 'Tables
XXVII and XXVIII along with the design specifications and measurement conditions. The ten
input-diode terminals were connected to give worst-case values of the power dissipation in the
off-condition, P®FF, the input diode current in the on.- and off-conditions, and the
input-diode-breakdown voltage. For these tests the diode breakdown was determined as the
difference between the input voltage and the supply voltage, less 0.2 V for the drop across the
resistor in series with the input diodes and the power supply, R 1.
;'able XXVII. Preliminary Isolation-Switch Characteristics
F_ ConditionsSpecification ®evice f VCC VI VCE IC
Parameter (° C) (V) (V) (V) (mA)Value Unit 1 2 3 4 5
PON 5 200 MW 164 160 165 158 166 25 4.5 6 - -
PON 5 200 MW 171 170 172 167 171 -20 4.5 6 - -
PON < 200 MW 144 143 145 139 142 100 4.5 6 - -
POFF 51 MW 0.86 0.90 0.90 0.90 0.90 25 4.5 0 - -
POFF < 1 MW 0.86 0.90 0.90 0.90 0.91 -20 4.5 0 - -
POFF < 1 MW 0.81 0.83 0.83 0.86 0.84 100 4.5 0 - -
II 55 x 104 nA <<1 <<1 <<1 <1 <<1 25 4.5 6 - -
l I 5 5 x. 104 nA << 1 << 1 <<1 <<I <<1 -20 4.5 6 - -
1 1 < 5 x 104 nA 24.8 28.0 23.0 42.0 36.0 100 4.5 6 - -
II <-1 mA -0.189 -0.197 -0.197 -0.195 -0.198 25 4.5 0 - -
I I 5-1 mA -0.190 -0.200 -0.200 -0.200 -0.200 -20 4.5 0 - -
I I 5-1 mA -0.174 -0.178 -0.179 -0.178 -0.180 100 4.5 0 - -
BVp I > 6.5 V 7.9 8.0 7.9 8.0 7.9 25 - - - -
BVCEO > 35 V 72 84 75 '70 86 25 - - - 1
ICFO < 100 nA 1 1.3 1 1.2 1.1 25 - - 20 -
84
a
Report No. 03.68-78
Table XXVIII. Preliminary Isolation-Switch Output Characteristics
Conditions
T VCC VI VCE	 IC
;
Ve;tion Device
Parameter (" C) (V) M (V)	 (mA)Unit 1 2 3 4 5
ICEO 100 nA 1.4 1.9 1.4 1.8 1.3 2S 4.5 1 20	 -
ICEO 100 nA < 1 < 1 < 1 < 1 < 1 -20 4.5 1 20	 -
ICEO 10 u A 5.95 4.8 6.3 9.4 3.0 100 4.5 1 20	 -
VCES 0.6 V 0.14 0.17 0.14 0.17 0.17 +25 3.5 3 -	 10
VCES 0.6 V 0.14 0.14 0.11 0.14 0.14 -20 3.5 3 -	 10
VCES 0.6 V 0.36 0.31 0.23 0.31 0.38 100 3.S 3 -	 10
VCES 0.6 V 0.4 0.26 0.24 0.30 0.27 25 3.5
3 -	 15
VCES 0.6 V 0.22 0.20 OAS 0.23 0.23 -20 3.5 3 -	 15
VCES 0.6 V - - 0.39 - - 100 3.5 3 -	
15
IC 15 mA 18.5 19.2 27.5 18.5 19.2 25 3.5 3 0.6	 -
IC '15 mA 23.0 17.0 31.0 18.2 18.6 -20 3.S 3 0.6	 -
IC 15 mA 12.5 13.2 18.5 13.4 12.5 100 3.5 3 0.6	 -
Switching Times
V l _ Pulse
(V)
VCE
(V)
IC
(mA)
Pulse OFF ON
t I 10 u s 10 7.4 6.3 11.6 7.4 25 3.5 3 20 10
t i 10 µ s 6 4.6 4.0 6.6 4.2 25 4.5 3 20
10
t2 100 µs 40 24 42 41 23 25 3.5 3 20 10
t2 100 µ s 43 27 43 45 25 25 1	 4.5 3 20 10
The data show that only one isolation switch, met all design specifications. Four devices failed
to satisfy the specification for the phototransistor current, Ic at VCE = 0.6 V, Vcc = 3.5 V. These
parameters are related to the light emission of the GaAs diode, the optical coupling and
phototransistor gain. As indicated by the satisfactory performance of Phase l GaAs switches, these
results were not typical of those expected for the isolation switches. Selection techniques used for
the GaAs diodes and phototransistors ensure sufficient optical coupling to meet the specifications
for IC
 and t l .
Additional tests of the isolation switch were made at 25°C, using a breadboard connection of
various driver circuit wafers and a representative GaAs photon-emitting diode. The data for six
units, shown in Table XXtX, consist of:
r
85
Report No. 03.68-78
Table XXIX. Characteristics of Several isolation Switches
1 02(0N) ID2(OFF) PON BV DI II
(mA) (nA) (n,W) (V) (mA)
VCC , 3.5 V VCC = 4.5 V VCC = 4.5 V 11 = 10	 A VCC = 4.5 V
Device V1 = 6V VI = 1 V V1 = 6 V V1	 = 0
1 23.8 48 1,60 8.3 -0.192
2 24.3 43 167 8.2 -0.196
3 24.4 44 164 8.2 -0.190
4 24.8 43 166 8.2 -0.198
5 24.3 45 162 8.2 -0.192
6 24.6 43 164 8.2 -0.196
• The emitting-diode current, I D2 , for a worst-case on-condition (with the supply
voltage Vcc = 3.5 V and the input voltage V 1 = 6 V) and off-condition (with VCC =
4.5 V and Vg = 1 V)
•	 The power dissipation P®N, in a worst-case on-condition (with Vcc = 4.5 V and Vi
=6V)
•	 The breakdown voltage of the input diode, BVDI
•	 The input-diode current, 1 1 , in a worst-case on-condition (with VCC = 4.5 V and Vi
= 0).
Values obtained for P®N , BVD I , and 1 1 agree closely with those in Table XXVIL From the
worst-case design, the calculated minimum value for I D2 at 25 °C in the on-condition, ID2(®N), is
24.0 mA. In Table XXVI five devices have vaWes of ID2(ON) between 24.3 and 24.6 mA. For one
device ID2(ON) was 23.8 mA, which is within the measuring accuracy of the worst-case value.
Values in Table XXIX for I D2 in the off-condition, ID2(®FF), range from 43 to 48 nA; this current
level results in negligible photo emission arid, thereby, photo-induced leakage in the photo transistor.
A primary relationship in the design of the driver circuit for the off-condition is that between
the input voltage and the voltage applied to the emitting diode. A detailed measurement of this
characteristic was made for a representative driver circuit and emitting diode. The results are
described in Figure 39. The relationship between input voltage and emitting-diode current for the
same devices is shown in Figure 40. These results are within the design tolerances.
The isolation switches mounted in the new package for evaluation of the device assembly
techniques were continued through final processing. Preliminary environmental tests were
conducted to examine the units for gross defects. A process lot of 16 units was separated into three
groups, submitted for environmental tec'ang, and tested electrically for open or short-circuited leads
and for isolation of chips from each other and the package. The tests performed were:
d
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Figure 39. Input Voltage - Emitting Diode Voltage Characteristic for
Representative Isolation Switch
•	 Variable Frequency Vibration: 20 to 2000 to 20 Hz at 50 g, three perpendicular
planes, 15 minutes per plane.
•	 Mechanical Shock: 10,000 g, 0.2 ms onset time, all six planes, five blows per plane.
•	 Temperature ,
 Cycling: 10 cycles consisting of 15 minutes at -65C, 5 minutes at
25°C, 15 minutes at 150°C, and 5 minutes at 25°C.
No failures were noted. 'These tests support the recommendation based on tests with GaAs switches,
made earlier, that temperature cycling should be limited to 65°C and 150°C.
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Figure 40. Input Voltage - Emitting Diodes Current Characteristic
for Representative Isolation Switch
Following these tests, four electrically good isolation switches (Nos. 1, 2, 4, and 5, described in
'fable XXVIO were subjected to the previously described environmental tests and to acceleration of
20,000 g's for a period of one minute, with units mounted in each of three mutually perpendicular
planes. The evaluation tests consisted of operational measurements and tests for isolation. None of
the devices exhibited lead or bond fracture, or change in the isolation or the optical coupling.
b. Final-Test Results
Isolation switches to be tested to the design specifications were first subjected to a 100-hour
burn-in consisting of VCC = 4.5 V and VI
 = 3 V (" 1" condition). Before finaa testing was started,
preliminary sorting was done to eliminate faulty units. The checks made during this sorting include:
•
I
+x,
M
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I) Checking to see that each of the ten input diodes is connected, and that none have
obviously low breakdowns or high leakage.
2) Connecting VCC = 3.5 V to the driver circuit, and checking the phototransistor
collector current to ensure that the collector current is in excess of 20 mA when the
input circuit is open, and that the collector current drops to a low value when the
input circuit is grounded.
Data for thirty isolation switches are given in Tables XXX and XXXI, including the
specification limits. All units meet the specifications. The results are in agreement with the
characteristics discussed in the previous sections.
Measurements were made of the thermal resistances of the isolation switch for comparison
with the previously described results. For the representative isolation switch selected, the thermal
resistance of the GaAs diode (larger-type wafer) to the heat sink measured 0.32°C/mW.
Measurements were also made of the thermal resistance between the phototransistor and the case.
For these tests the collector-base junction was operated in the manner of the GaAs diode described
previously. Calibration curves were obtained of the forward-biased V-1 characteristic, V CB , as a
function of temperature at a constant current of 5 mA. Higher forward-bias currents were applied
to heat the diode, and these currents were interrupted to measure VCB at 5 mA. This means
dissipating power in the phototransistor with the collector-base forward biased is appropriate, as
under normal biasing conditions the dissipation also is primarily in the collector-base junction. For
this isolation switch the thermal resistance of the phototransistor to the case measured only
0.07°C/mW.. These results are in agreement with results described for the Phase I devices.
Measurements were also made for this device to evaluate the temperature rise of the
driver-circuit wafer. In this case a diode-connected tragsistor near the prominent heat-dissipating
element, R3, was used in the measurement. The forwar6-voltage of this diode was calibrated as a
function of temperature. The driver circuit was turned on and the corresponding temperature rise in
the nearby diode was evaluated. For the worst-case power dissipation in the driver circuit at 100°C
of 144 mW, the temperature rise was measured as only 6.3°C above the heat-sink temperature for a
driver circuit mounted on the ceramic wafer in the flat package, as previously described.
In conclusion, the operating temperatures of the semiconductor wafers in the isolation switch
can be expected to be only nominally greater than the case temperature.
t
s
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SECTION IV
CONCLUSIONS
r The design goals for the isolation switch were met. The successful devel^)pment of this device
demonstrates the ability to combine the present integrated circuit, transistor, anc
photon-emission-detection technologies to perform functions not realizable in conventional
integrated circuits. The isolation switch can be used in place of relays, switches, and signal
transformers for better performance in more demanding applications.
The fabrication techniques used were particularly selected to be suitable for practical
production of the devices. Commercial availability is planned for a number of device versions. The
GaAs emitting-diode phototransistor pair (GaAs switch) is now offered in a six-lead TO-5-type
package as the TIXL 102 and TIXL 103. Plans are being made to offer the isolation switch and also
the Si integrated circuit of the switch as an emitting-diode driver.
3
ii
i
V .^	 1
i
}
93
I
Report No. 03-68-78
PRECEDING PACE BLANK NOT FILMED'
SECTION V
REFERENCES
1. J. R. Biard and W. T. Matzen, "Advanced Functional Electronic Block Development," Texas
Instruments Incorporated, Contract No. AF33(657)-9824, Report No. RTD-TDR-63-4203
(January 1964).
2. J. R. Biard et al., "Optoelectronics as Applied to Function Electronic Blocks," IEEE
Proceedings, Vol. 52, No. 12, pp. 1529-1526 (December 1964).
3. "Integrated Electronic Gating System for Multiplexing Applications," IBM, JPL Contract No.
950492 (December 15, 1964).
4. E. L. Bonin, "Drivers for Optical Diodes," Electronics, pp. 77-82 (August 10, 1964).
5. N. B. Hanney, Semiconductors, Reinhold Publishing Co., New York, p. 439 (1960).
n. Reference 5, op. cit., p. 441.
7. Reference 3, op. cit., p. B-7.
8. A. b. Phillips, Tpansisto4 Engineering, McGraw-Hill Book Co., New York, p. 137 (1962).
9. J. Shields, "The Avalanche Breakdown Voltage of Narrow p + v n+ Diodes," Journal of
Electronics and Control, Vol. 4, No. 6, pp. 544.548 (June 1968).
10. J. J. Ebers and J. L. Moll, IRE Proceedings, Vol. 7, No. 70 (1963). 11.
11. W. R. Runyan, Silicon Semiconductor Technology, McGraw-Hill Book Co., New York, 1965,
p. 167.
12: L. A. Hahn, "The Saturation Characteristics of High-Voltage Transistors," IEEE Proceedings,
`.3 ol. 55, No„ 8, pp. 1384-1388.
13. Ref. 11, op. cit., p. 181.
14. R. P, Nanavati, Introduction to Semiconductor Electronics, McGraw- Hill Book Co., New York,
t	 p. 287 (1963).
9,;
